- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365477 > S75NS128NDEZFWNK0 (SPANSION LLC) 1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | S75NS128NDEZFWNK0 |
| 廠商： | SPANSION LLC |
| 元件分類： | 存儲(chǔ)器 |
| 英文描述： | 1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA133 |
| 封裝： | 11 X 10 MM, 1.02 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, FBGA-133 |
| 文件頁(yè)數(shù)： | 4/211頁(yè) |
| 文件大小： | 2858K |
| 代理商： | S75NS128NDEZFWNK0 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)
2
S75NS128NDE based MCPs
S75NS128NDE_00_A2 September 23, 2005
A d v a n c e I n f o r m a t i o n
S75NS128NDE Based MCPs
Notice On Data Sheet Designations . . . . . . . . . . . ii
Advance Information ..............................................................ii
Preliminary ..........................................................................................................ii
Combination .......................................................................................................ii
Full Production (No Designation on Document) ...................................ii
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 1
MCP Block Diagrams . . . . . . . . . . . . . . . . . . . . . . . 6
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . 7
Input/Output Descriptions . . . . . . . . . . . . . . . . . . . 8
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . .9
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . . 10
S29NS-N MirrorBit
TM
Flash Module
General Description . . . . . . . . . . . . . . . . . . . . . . . 12
Product Selector Guide . . . . . . . . . . . . . . . . . . . . 14
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Block Diagram of Simultaneous
Operation Circuit . . . . . . . . . . . . . . . . . . . . . . . . . 16
Input/Output Descriptions . . . . . . . . . . . . . . . . . . . 17
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Device Bus Operations . . . . . . . . . . . . . . . . . . . . . .18
$<>1 <9
VersatileIO (V
IO
) Control .............................................................................18
Requirements for Asynchronous Read Operation (Non-Burst) ..........18
Requirements for Synchronous (Burst) Read Operation .......................19
Continuous Burst ............................................................................................19
$@D!8!A. <G
$=H.<G
$H=.@:
$A@.@:
$8I>D!8!A.
@:
$DI>H.@:
$9I>=. @:
$GI>@. @<
8-, 16-, and 32-Word Linear Burst with Wrap Around ......................21
$<:> @<
8-, 16-, and 32-Word Linear Burst without Wrap Around ................21
Programmable Wait State ...............................................................................22
Configuration Register .....................................................................................22
Handshaking Feature .........................................................................................22
Simultaneous Read/Write Operations with Zero Latency ...................22
Writing Commands/Command Sequences ................................................22
Accelerated Program and Erase Operations .............................................22
Write Buffer Programming Operation .........................................................23
Autoselect Mode ................................................................................................24
Advanced Sector Protection and Unprotection .......................................24
Sector Protection ................................................................................................25
Persistent Sector Protection ...........................................................................25
Persistent Protection Bit (PPB) .................................................................26
Persistent Protection Bit Lock (PPB Lock Bit) in Persistent Sector
Protection Mode ............................................................................................26
Dynamic Protection Bit (DYB) ..................................................................26
$<< @D
Persistent Sector Protection Mode Lock Bit .............................................27
Password Sector Protection ...........................................................................28
64-bit Password ..................................................................................................28
Password Mode Lock Bit .................................................................................28
Persistent Protection Bit Lock (PPB Lock Bit) in Password Sector Pro-
tection Mode ........................................................................................................29
Hardware Data Protection Mode .................................................................29
Write Protect (WP#) ...................................................................................29
WP# Boot Sector Protection .........................................................................29
Low VCC Write Inhibit ....................................................................................30
Write Pulse “Glitch” Protection ....................................................................30
Logical Inhibit .......................................................................................................30
Power-Up Write Inhibit ...............................................................................30
Lock Register .......................................................................................................30
$<@; =:
Automatic Sleep Mode ......................................................................................31
RESET#: Hardware Reset Input ......................................................................31
V
CC
Power-up and Power-down Sequencing ........................................31
Output Disable Mode ........................................................................................31
Secured Silicon Sector Flash Memory Region ............................................31
Factory Locked: Factor Secured Silicon Sector Programmed and Pro-
tected At the Factory ...................................................................................32
$<=
Customer Secured Silicon Sector .............................................................32
Common Flash Memory Interface (CFI) . . . . . . 33
$<H,3 =H
$<A=H
$<8 =A
$<D 0"-)3 =A
$<9$!@G/@A8/ =D
$<G$!@G/<@9/ H<
Command Definitions . . . . . . . . . . . . . . . . . . . . . .44
Reading Array Data ...........................................................................................44
Set Configuration Register Command Sequence .....................................44
Read Configuration Register Command Sequence ..................................44
Read Mode Setting .........................................................................................45
Programmable Wait State Configuration ...............................................45
$@: $.HA
Programmable Wait State ...........................................................................45
$@<.2 HA
Handshaking .....................................................................................................46
Burst Length Configuration .........................................................................46
$@@> H8
Burst Wrap Around ......................................................................................46
RDY Configuration ........................................................................................46
RDY Polarity ....................................................................................................46
Configuration Register . . . . . . . . . . . . . . . . . . . . . .47
$@=;HD
Reset Command .................................................................................................47
$@H HG
Enter Secured Silicon Sector/Exit Secured Silicon Sector Command Se-
quence ....................................................................................................................49
Unlock Bypass Command Sequence ........................................................50
Program Command Sequence ........................................................................50
Program Command Sequence ....................................................................50
Program Command Sequence (Unlock Bypass Mode) .......................50
Accelerated Program ........................................................................................50
,< 1A<
Write Buffer Programming Command Sequence ......................................51
$@A.># A@
,@.> 1 A=
Chip Erase Command Sequence ...................................................................53
Chip Erase Command Sequence ...............................................................53
Sector Erase Command Sequence ................................................................54
Sector Erase Command Sequence ............................................................54
Accelerated Sector Erase ............................................................................55
=@
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S75NS128ND0ZFWNJ0 | 1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| S75NS128ND0ZFWNJ2 | 1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| S75NS128ND0ZFWNJ3 | 1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| S75NS128ND0ZFWNK0 | 1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| S75NS128ND0ZFWNK2 | 1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S75NS128NDEZFWNK2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| S75NS128NDEZFWNK3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| S75NS128NDEZJWNJ0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| S75NS128NDEZJWNJ2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
| S75NS128NDEZJWNJ3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:1.8 Volt-only, Stacked Multi-Chip Product (MCP) x16 MirrorBit Flash Memory and DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。