- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368611 > S524LB0XB1 (SAMSUNG SEMICONDUCTOR CO. LTD.) 32K/64K-bit Serial EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | S524LB0XB1 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 32K/64K-bit Serial EEPROM |
| 中文描述： | 32K/64K-bit串行EEPROM |
| 文件頁(yè)數(shù)： | 6/20頁(yè) |
| 文件大?。?/td> | 145K |
| 代理商： | S524LB0XB1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
S524LB0D91/B0DB1 SERIAL EEPROM
DATA SHEET
7-6
I
2
C-BUS PROTOCOLS
Here are several rules for I
2
C-bus transfers:
— A new data transfer can be initiated only when the bus is currently not busy.
— MSB is always transferred first in transmitting data.
— During a data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is High.
The I
2
C-bus interface supports the following communication protocols:
Bus not busy: The SDA and the SCL lines remain in High level when the bus is not active.
Start condition: A start condition is initiated by a High-to-Low transition of the SDA line while SCL remains in
High level. All bus commands must be preceded by a start condition.
Stop condition: A stop condition is initiated by a Low-to-High transition of the SDA line while SCL remains in
High level. All bus operations must be completed by a stop condition (see Figure 7-7).
SCL
SDA
Start
Condition
Data or
ACK Valid
Data
Change
Stop
Condition
~
~
Figure 7-7. Data Transmission Sequence
Data valid: Following a start condition, the data becomes valid if the data line remains stable for the duration
of the High period of SCL. New data must be put onto the bus while SCL is Low. Bus timing is one clock
pulse per data bit. The number of data bytes to be transferred is determined by the master device. The total
number of bytes that can be transferred in one operation is theoretically unlimited.
ACK (Acknowledge): An ACK signal indicates that a data transfer is completed successfully. The transmitter
(the master or the slave) releases the bus after transmitting eight bits. During the 9th clock, which the master
generates, the receiver pulls the SDA line low to acknowledge that it has successfully received the eight bits
of data (see Figure 7-8). But the slave does not send an ACK if an internal write cycle is still in progress.
In data read operations, the slave releases the SDA line after transmitting 8 bits of data and then monitors
the line for an ACK signal during the 9th clock period. If an ACK is detected but no stop condition, the slave
will continue to transmit data. If an ACK is not detected, the slave terminates data transmission and waits for
a stop condition to be issued by the master before returning to its stand-by mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S530-A3 | 0.39inch Single Digit Displays |
| S530-A4 | 3.0mm Round Type LED Lamps |
| S530-A5 | T-1 3/4(5mm) High Intensity LEDs |
| S530-A6 | 3mm Round Small Flange Without stand-off LEDs, T-1 |
| S592T | MOSMIC for TV-Tuner Prestage with 5 V Supply Voltage |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S525 | 制造商:VISHAY 制造商全稱:Vishay Siliconix 功能描述:N-Channel MOS-Fieldeffect Triode, Depletion Mode |
| S5250M | 制造商:AUK 制造商全稱:AUK corp 功能描述:Low Drop Output Voltage Regulator |
| S525-5-PAINTED | 功能描述:罩類、盒類及殼類產(chǎn)品 ENCLOSURE RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
| S525672M20A-50A | 制造商:Legacy Electronics Inc 功能描述:2GB ECC REG PC2-3200 DIMM - Bulk |
| S525-7-PTD (PAIR) | 功能描述:罩類、盒類及殼類產(chǎn)品 51/16X83/4 PNL 1 PR RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。