- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374667 > S4406 (Applied Micro Circuits Corp.) 12-Output BiCMOS PLL Clock Generator(能產(chǎn)生12個時鐘輸出的BiCMOS鎖相環(huán)時鐘發(fā)生器) PDF資料下載
參數(shù)資料
| 型號： | S4406 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | 12-Output BiCMOS PLL Clock Generator(能產(chǎn)生12個時鐘輸出的BiCMOS鎖相環(huán)時鐘發(fā)生器) |
| 中文描述： | 12路輸出的BiCMOS PLL時鐘發(fā)生器（能產(chǎn)生12個時鐘輸出的BiCMOS工藝鎖相環(huán)時鐘發(fā)生器） |
| 文件頁數(shù)： | 6/8頁 |
| 文件大小： | 106K |
| 代理商： | S4406 |
Applied Micro Circuits Corporation
6195 Lusk Blvd., San Diego, CA 92121 (619) 450-9333
Page 6
S4406
AC SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS
TTL Supply Voltage VCC (VEE = 0)
TTL Input Voltage (VEE = 0)
Operating Temperature
Operating Junction Temperature TJ
Storage Temperature
7.0 V
5.5 V
0
°
C to 70
°
C ambient
+ 130
°
C
–65
°
C to +150
°
C
Parameter
Min
Nom
Max
Units
TTL Supply Voltage (VCC)
Operating Temperature
4.75
0
5.0
—
5.25
70
V
°
C
(ambient)
—
(ambient)
130
Junction Temperature
—
°
C
RECOMMENDED OPERATING CONDITIONS
Table 3. AC Specifications
Symbol
Description
Min
Max
Units
f
VCO
f
REF
t
IRF
MPW
REF
t
PE
t
PED
t
SKEW
t
SKEWA
t
DC
f
FOUT
t
PS
t
j
t
ORF
t
LOCK
t
PSV
VCO Frequency
REFCLK Frequency
Input Rise/Fall Time
REFCLK Minimum Pulse Width
Phase Error between REFCLK and FBCLK
Phase Error Difference from Part to Part
1
Output Skew
2
across all outputs
Output Skew
2
within any bank
Output Duty Cycle
3
FOUT Frequency
4
Nominal Phase Shift Increment
5
Clock Stability
6
FOUT Rise/Fall Time
7
Loop Acquisition Time
8
Phase Shift Variation
5
160
10
1
5.0
-1.0
0
0
0
45
10
3.75
266
66
3
MHz
MHz
ns
ns
ns
ps
ps
ps
%
MHz
ns
ps
ns
ms
ps
0
750
500
250
55
66
6.25
500
1.5
5
+250
0.5
-250
1. Difference in phase error between two parts at the same voltage, temperature and frequency.
2. Output skew guaranteed for equal loading at each output.
3. Outputs loaded with 35 pF, measured at 1.5 V.
4. C
= 35 pF.
5. All phase shift increments and variation are measured relative to 0FOUT0 at 1.5 V.
6. Clock period jitter with all FOUT outputs operating at 66MHz loaded with 25 pF using loop filter
shown. Parameter guaranteed, but not tested.
7. With 35 pF output loading (0.8 V to 2.0 V transition).
8. Depends on loop filter chosen. (Number given is for example filter.)
REFCLK
REF
MPW
FBCLK
XFOUT0–2
REF
MPW
t
SKEW
t
SKEW
t
PE
0FOUT0–2
t
SKEWA
Figure 7. Timing Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S4503 | BiCMOS Clock Synthesizer(帶可編程時鐘輸出的BiCMOS時鐘合成器) |
| S4505 | RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4505S | RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4506 | RAMBUS COMPATIBLE CLOCK GENERATORS |
| S4506S | RAMBUS COMPATIBLE CLOCK GENERATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S-4406-AB | 制造商:Molex 功能描述: |
| S-4406-DB | 制造商:Molex 功能描述: |
| S-4406-SB | 制造商:Molex 功能描述: |
| S4-40-7/16-2701 | 制造商:APM HEXSEAL 功能描述:SEELSCREW TYPE S |
| S-4408-AB | 制造商:Molex 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。