- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374665 > S3057 (Applied Micro Circuits Corp.) Multi-Rate SONET/SDH/ATM Transceiver(帶片上鎖相環(huán)的多速率SONET/SDH/ATM收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | S3057 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Multi-Rate SONET/SDH/ATM Transceiver(帶片上鎖相環(huán)的多速率SONET/SDH/ATM收發(fā)器) |
| 中文描述： | 多速率SONET / SDH / ATM的收發(fā)器（帶片上鎖相環(huán)的多速率的SONET / SDH / ATM的收發(fā)器） |
| 文件頁數(shù)： | 6/26頁 |
| 文件大小： | 238K |
| 代理商： | S3057 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
6
S3057
MULTIRATE (OC-48/24/12/3/GBE) SONET/SDH/ATM TRANSCEIVER
October 31, 2000 / Revision E
Parallel-to-Serial Converter
The parallel-to-serial converter shown in Figure 4 is
comprised of a FIFO and a parallel-to-serial register.
The FIFO input latches the data from the PIN[15:0]
bus on the rising edge of PICLK. The parallel-to-
serial register is a loadable shift register which takes
its parallel input from the FIFO output.
An internally generated divide-by-16 clock, which is
phase aligned to the transmit serial clock as de-
scribed in the Timing Generator description, activates
the parallel data transfer between registers. The serial
data is shifted out of the parallel-to-serial register at
the TSCLK rate
.
FIFO
A FIFO is added to decouple the internal and exter-
nal (PICLK) clocks. The internally generated
divide-by-16 clock is used to clock out data from the
FIFO. PHINIT and LOCKDET are used to center or
reset the FIFO. The PHINIT and LOCKDET signals
will center the FIFO after the third PICLK pulse. This
is in order to insure that PICLK is stable. This
scheme allows the user to have an infinite PCLK to
PICLK delay through the ASIC. Once the FIFO is
centered, the PCLK to PICLK delay can have a
maximum drift as specified in Table 18.
FIFO Initialization
The FIFO can be initialized in one of the following
three ways:
1.During power up, once the PLL has locked to the
reference clock provided on the REFCLK pins, the
LOCKDET will go active and initialize the FIFO.
2.When RSTB goes active, the entire chip is reset.
This causes the PLL to go out of lock and thus the
LOCKDET goes inactive. When the PLL reac-
quires the lock, the LOCKDET goes active and
initializes the FIFO. Note: PCLK is held reset when
RSTB is active.
3.The user can also initialize the FIFO by raising
PHINIT.
During the normal running operation, the incoming
data is passed from the PICLK timing domain to the
internally generated divide-by-16 clock timing do-
main. Although the frequency of PICLK and the
internally generated clock is the same, their phase
relationship is arbitrary. To prevent errors caused by
short setup or hold times between the two timing
domains, the timing generator circuitry monitors the
phase relationship between PICLK and the internally
generated clock. When a potential setup or hold time
violation is detected, the phase error goes high.
When PHERR conditions occur, PHINIT should be
activated to recenter the FIFO (at least 2 PCLK peri-
ods). This can be done by connecting PHERR to
PHINIT. When realignment occurs up to 10 bytes of
data will be lost. The user can also take in the
PHERR signal, process it and send an output to
PHINIT in such a way that idle bytes are lost during
the realignment process. PHERR will go inactive
when the realignment is complete.
RECEIVER OPERATION
The S3057 receiver chip provides the first stage of
digital processing of a receive SONET STS-48/STS-
24/STS-12/STS-3/GBE bit-serial stream. It converts
the bit-serial 2.488 Gbps, 1.244 Gbps, 622.08 Mbps,
155.52 Mbps, 1.25 Gbps data stream into a 16-bit-
parallel data format. A loopback mode is provided for
diagnostic loopback (transmitter to receiver). A line
loopback (receiver to transmitter) is also provided.
Both line and diagnostic loopback modes can be ac-
tive at the same time.
Serial-to-Parallel Converter
The serial-to-parallel converter consists of two 16-bit
registers. The first is a serial-in, parallel-out shift reg-
ister, which performs the serial-to-parallel conversion
clocked by the clock recovery block. On the falling
edge of the POCLK, the data in the parallel register
is transferred to an output parallel register which
drives POUT[15:0].
OTHER OPERATING MODES
Diagnostic Loopback
When the Diagnostic Loopback Enable (DLEB) input
is low, a loopback from the transmitter to the re-
ceiver at the serial data rate can be set up for
diagnostic purposes. The differential serial output
data from the transmitter is routed to the serial-to-
parallel block in place of the normal data stream
(RSD). TSD/TSCLK outputs are active. DLEB takes
precedence over SDLVPECL and SDLVTTL.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3059 | Multi-Rate SONET/SDH/ATM Transceiver(帶片上鎖相環(huán)的多速率SONET/SDH/ATM收發(fā)器) |
| S3062 | MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
| S3062TB-156TBGA20 | MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
| S3067 | MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
| S3067TB-156TBGA20 | MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3057TB | 制造商:AppliedMicro 功能描述: |
| S3057TB20 | 制造商:AppliedMicro 功能描述: |
| S3058 | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:5CH BTL Motor Drive IC |
| S30-5-B8-1 | 制造商:IDEC CORPORATION 功能描述:Proximity Sensor Photoelectric Relay 17V to 264V 6-Pin |
| S30-5-B8-2P | 制造商:IDEC CORPORATION 功能描述:S30-5-B8-2P |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。