參數(shù)資料
型號： RM5231-150-Q
廠商： PMC-SIERRA INC
元件分類： 微控制器/微處理器
英文描述： RM5231⑩ Microprocessor with 32-Bit System Bus Data Sheet Released
中文描述： 64-BIT, 150 MHz, MICROPROCESSOR, PQFP128
封裝： POWER, QFP-128
文件頁數(shù)： 20/39頁
文件大小： 630K
代理商： RM5231-150-Q
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002165, Issue 1
20
RM5231
Microprocessor with 32-bit System Bus Data Sheet
Released
4. Write-through without write allocate
Loads and instruction fetches first search the cache, reading main memory only if the desired
data is not cache resident. On data store operations, the cache is first searched to determine if
the target address is cache resident. If it is resident, the cache contents are updated and main
memory is written, leaving the
write-back
bit of the cache line unchanged. If the cache lookup
misses, then only main memory is written.
The most commonly used write policy is write-back, where a store to a cache line does not
immediately cause the main memory to be updated. This increases system performance by
reducing bus traffic and eliminating the bottleneck of waiting for each store operation to finish
before issuing a subsequent memory operation. Software can, however, select write-through on a
per-page basis when appropriate, such as for frame buffers.
Associated with the data cache is the store buffer. When the RM5231 executes a store instruction,
this single-entry buffer gets written with the store data while the tag comparison is performed. If
the tag matches, then the data is written into the data cache in the next cycle that the data cache is
not accessed (the next non-load cycle). The store buffer allows the RM5231 to execute a store
every processor cycle and to perform back-to-back stores without penalty. In the event of a store
immediately followed by a load to the same address, a combined merge and cache write occurs
such that no penalty is incurred.
The RM5231 cache attributes for both the instruction and data caches are summarized in Table 3.
Table 3 Cache Attributes
Characteristics
Size
Organization
3.20 Write Buffer
Writes to external memory, whether cache miss write-backs or stores to uncached or write-through
addresses, use the on-chip write buffer. The write buffer holds up to four 64-bit address and data
pairs. The entire buffer is used for a data cache write-back and allows the processor to proceed in
parallel with the memory update. For uncached and write-through stores, the write buffer
Instruction
32 KB
2-way set
associative
32 B
vAddr
11..0
pAddr
31..12
n.a.
Data
32 KB
2-way set
associative
32 B
vAddr
11..0
pAddr
31..12
write-back/write-
through
sub-block
sequential
first double
Line size
Index
Tag
Write policy
Read order
write order
miss restart after
transfer of
Parity
Cache locking
sub-block
sequential
entire line
per-word
set A
per-byte
set A
相關(guān)PDF資料
PDF描述
RM5231 RM5231⑩ Microprocessor with 32-Bit System Bus Data Sheet Released
RM5231-200-Q RM5231⑩ Microprocessor with 32-Bit System Bus Data Sheet Released
RM5231-250-Q RM5231⑩ Microprocessor with 32-Bit System Bus Data Sheet Released
RM5231A RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary
RM5231A-250-H RM5231A⑩ Microprocessor with 32-Bit System Bus Data Sheet Preliminary
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RM5231-150Q-C001 制造商:PMC-Sierra 功能描述:
RM5231-200Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5231-225Q 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64-Bit Microprocessor
RM5231-250Q 制造商:QED 功能描述:Microprocessor, 64 Bit, 128 Pin, Plastic, QFP
RM5231A 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with 32/64-Bit System Bus
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*