參數(shù)資料
型號： R5F5630DCDFC#V0
廠商： Renesas Electronics America
文件頁數(shù)： 140/165頁
文件大小： 0K
描述： MCU RX630 1.5MB FLASH 176LQFP
產品培訓模塊： RX Compare Match Timer
RX DMAC
標準包裝： 1
系列： RX600
核心處理器： RX
芯體尺寸： 32-位
速度： 100MHz
連通性： CAN，EBI/EMI，I²C，LIN，SCI，SPI，USB
外圍設備： DMA，LVD，POR，PWM，WDT
輸入/輸出數(shù)： 148
程序存儲器容量： 1.5MB（1.5M x 8）
程序存儲器類型： 閃存
RAM 容量： 128K x 8
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉換器： A/D 8x10b，21x12b，D/A 2x10b
振蕩器型： 內部
工作溫度： -40°C ~ 85°C
封裝/外殼： 176-LQFP
包裝： 托盤
R01DS0060EJ0100 Rev.1.00
Page 76 of 168
Sep 13, 2011
RX630 Group
4. I/O Registers
Longword-size I/O registers
MOV.L #SFR_ADDR, R1
MOV.L #SFR_DATA, [R1]
CMP
[R1].L, R1
;; Next process
If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely
completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary
to read or execute operation for all the registers that were written to.
(3)
Number of Access Cycles to I/O Registers
For the number of I/O register access cycles, refer to Table 4.1, List of I/O Registers (Address Order).
The number of access cycles to I/O registers is obtained by following equation.*1
Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 +
Number of divided clock synchronization cycles +
Number of bus cycles for internal peripheral bus 1 to 6
The number of bus cycles of internal peripheral bus 1 to 6 differs according to the register to be accessed.
When peripheral functions connected to internal peripheral bus 2 to 6 or registers for the external bus control unit (except
for bus error related registers) are accessed, the number of divided clock synchronization cycles is added.
The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK
(or FCLK, BCLK) or bus access timing.
In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the
sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will
be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of
access states shown in Table 4.1.
When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the
ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described
on an ICLK basis.
In the external bus control unit, the sum of the number of bus cycles for internal main bus 1 and the number of divided
clock synchronization cycles will be one cycle of BCLK at a maximum. Therefore, one BCLK is added to the number of
access cycles shown in Table 4.1.
Note 1.
This applies to the number of cycles when the access from the CPU does not conflict with the instruction
fetching to the external memory or bus access from the different bus master (DMAC or DTC).
相關PDF資料
PDF描述
VI-BW0-IW-F4 CONVERTER MOD DC/DC 5V 100W
VI-BW0-IW-F2 CONVERTER MOD DC/DC 5V 100W
413760-9 CONN JACK BNC BELDEN HEX CRIMP
VI-BW0-IW-F1 CONVERTER MOD DC/DC 5V 100W
VI-B7T-IX-F2 CONVERTER MOD DC/DC 6.5V 75W
相關代理商/技術參數(shù)
參數(shù)描述
R5F5630DCDFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Renesas MCUs
R5F5630DCDFP#V0 制造商:Renesas Electronics Corporation 功能描述:RX630 1.5MB/128K 100LQFP - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 32BIT 1.5MB FLASH 100LQFP
R5F5630DCDLB 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Renesas MCUs
R5F5630DCDLC 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Renesas MCUs
R5F5630DCDLC#U0 制造商:Renesas Electronics Corporation 功能描述:RX630 1.5MB/128KB LGA177 100MHZ - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 32BIT 1.5MB 128KB 177LGA
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*