參數(shù)資料
型號: R5F212ACSNFA
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48
封裝: 14 X 14 MM, 0.80 MM PITCH, PLASTIC, LQFP-48
文件頁數(shù): 14/138頁
文件大小: 492K
代理商: R5F212ACSNFA
199
4317K–AVR–03/2013
AT90PWM2/3/2B/3B
Note:
1. The example code assumes that the part specific header file is included.
For I/O Registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI”
instructions must be replaced with instructions that allow access to extended I/O. Typically
“LDS” and “STS” combined with “SBRS”, “SBRC”, “SBR”, and “CBR”.
18.8
Asynchronous Data Reception
The USART includes a clock recovery and a data recovery unit for handling asynchronous data
reception. The clock recovery logic is used for synchronizing the internally generated baud rate
clock to the incoming asynchronous serial frames at the RxD pin. The data recovery logic sam-
ples and low pass filters each incoming bit, thereby improving the noise immunity of the
Receiver. The asynchronous reception operational range depends on the accuracy of the inter-
nal baud rate clock, the rate of the incoming frames, and the frame size in number of bits.
18.8.1
Asynchronous Clock Recovery
The clock recovery logic synchronizes internal clock to the incoming serial frames. Figure 18-6
illustrates the sampling process of the start bit of an incoming frame. The sample rate is 16 times
the baud rate for Normal mode, and eight times the baud rate for Double Speed mode. The hor-
izontal arrows illustrate the synchronization variation due to the sampling process. Note the
larger time variation when using the Double Speed mode (U2X = 1) of operation. Samples
denoted zero are samples done when the RxD line is idle (i.e., no communication activity).
Figure 18-6. Start Bit Sampling
When the clock recovery logic detects a high (idle) to low (start) transition on the RxD line, the
start bit detection sequence is initiated. Let sample 1 denote the first zero-sample as shown in
the figure. The clock recovery logic then uses samples 8, 9, and 10 for Normal mode, and sam-
ples 4, 5, and 6 for Double Speed mode (indicated with sample numbers inside boxes on the
TABLE 2.
Assembly Code Example(1)
USART_Flush:
sbis
UCSRA, RXC0
ret
lds
r16, UDR
rjmp
USART_Flush
C Code Example
(1)
void
USART_Flush( void )
{
unsigned char
dummy;
while
( UCSRA & (1<<RXC0) ) dummy = UDR;
}
12
34
56
7
8
9
10
11
12
13
14
15
16
12
START
IDLE
0
BIT 0
3
123
4
5
678
12
0
RxDn
Sample
(U2Xn = 0)
Sample
(U2Xn = 1)
相關(guān)PDF資料
PDF描述
R5F212BASDFA 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48
R5F212BASDFP 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48
R5F212BASNFA 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48
R5F212ACSDFP 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48
R5F212BCSNFP 16-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
R5F212ACSNFA#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 16-bit R8C CISC 128KB Flash 2.5V/3.3V/5V 64-Pin LQFP 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 128KB FLASH 64LQFP
R5F212ACSNFA#V0 功能描述:MCU FLASH 128KB 64-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:R8C/2x/2A 標(biāo)準(zhǔn)包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C,SPI 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):11 程序存儲器容量:3.5KB(2K x 14) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 包裝:管件
R5F212ACSNFA#V2 制造商:Renesas Electronics Corporation 功能描述:R8C/2A 128K/7.5K 64LQFP 14X14 - Trays 制造商:Renesas Electronics Corporation 功能描述:IC MCU 16BIT 128KB FLASH
R5F212ACSNFP 制造商:Renesas Electronics Corporation 功能描述:Microcontroller,R8C/2A,ROM128K
R5F212ACSNFP#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 16-Bit R8C CISC 128KB Flash 2.5V/3.3V/5V 64-Pin LQFP 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 128KB FLASH 2.5V/3.3V/5V 64LQFP - Trays 制造商:Renesas Electronics 功能描述:R8C 20MHz 制造商:Renesas 功能描述:MCU 16-Bit R8C CISC 128KB Flash 2.5V/3.3V/5V 64-Pin LQFP