參數(shù)資料
型號(hào)： PUMA68FV32006M-90
元件分類(lèi)： PROM
英文描述： 1M X 32 FLASH 3.3V PROM MODULE, 90 ns, PQMA68
封裝： PLASTIC, LCC-68
文件頁(yè)數(shù)： 8/21頁(yè)
文件大?。?/td> 174K
代理商： PUMA68FV32006M-90
PUMA 68FV32006/A - 90/12/15
Issue 1.3 : December 1999
16
Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two
unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the
address of the sector to be erased, and the sector erase command. The command definitions table shows the
addresses and data requirements for the sector erase command sequence.
The device does not require the system to preprogram the memory prior to erase. The Embeded Erase
Algorithm automaticlly programs and verifies the sector for an all zero data pattern prior to electrical erase.
The system is not required to provide any controls or timings during these operations.
After the command sequence is written, a sector erase time-out of 50ms begins. During the time-out period,
additional sector addresses and sector erase commands may be writen. Loading the sector erase buffer may
be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between
these additional cycles must be less than 50ms, otherwise the last address and command might not be
accepted, and erasure may begin. It is recommended that the processor interrupts be disabled during this time
to ensure all commands are accepted. The interupts can be re-enabled after the last Sector Erase command
is writen. If the time between additional sector erase commands can be assumed to be less than 50ms, the
system need not monitor DQ3. Any command other than Sector Erase Suspend during the time-out
period resets the device to reading array data. The system must rewrite the command sequence and any
additional sector addresses and commands.
The system can monitor DQ3 to determine if the sector erase timer has timed out. The time-out begins from
the rising edge of the final WE pulse in the command sequence.
Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands
are ignored. Note that a hardware reset during the sector erase operation immediately terminates the
operation. The Sector Erase command sequence should be reinitiated once the device has returned to reading
array data, to ensure data integrity.
When the Embeded Erase algorithm is complete, the device returns to reading array data and addresses are
no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6 or DQ2.
Erase Suspend
The Erase Suspend Command allows the system to interupt a sector erase operation and then read data
from, or program data to, any sector not selected for erasure. This command is valid only during the sector
erase operation, including the 50
s time out period during the sector erase command sequence. The Erase
Suspend Command is ignored if written during the chip erase operation or Embeded Program algorithm.
Writing the Erase Suspend command during the sector erase time-out immediately terminates the time-out
period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase Suspend
command.
When the Erase Suspend command is written during a sector erase operation, the device requires a maxi-
mum of 20
s to suspend the erase operation. However, when the Erase Suspend command is written during
the sector erase time-out, the device immediately terminates the time-out period and suspends the erase
operation.
After the erase operation has been suspended, the system can read array data from or program data to any
sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Normal read
and write timings and command definitions apply. Reading at any address within erase-suspended sectors
produces status data on DQ7-DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a
sector is actively erasing or is erase suspended.
After an erase-suspended program operation is complete, the system can once again read array data within
non-suspended sectors. The system can determine the status of the program operation.
Sector Erase
相關(guān)PDF資料
PDF描述
PUMA77S4000LI-020 128K X 32 MULTI DEVICE SRAM MODULE, 20 ns, CDSO68
PUMA77S4000L-025 128K X 32 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68
PV10-10LF-L COPPER ALLOY, TIN FINISH, FORK TERMINAL
PV12-14HDRB-2K COPPER ALLOY, TIN FINISH, RING TERMINAL
PV12-56HDR-D COPPER ALLOY, TIN FINISH, RING TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PUMA68FV32006X-12 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:EEPROM
PUMA68FV32006X-15 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:EEPROM
PUMA68FV32006X-90 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:EEPROM
PUMA68FV32006XI-12 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:EEPROM
PUMA68FV32006XI-15 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:EEPROM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*