參數(shù)資料
型號: PT7C4563UEX
廠商: Pericom
文件頁數(shù): 20/20頁
文件大?。?/td> 0K
描述: IC REAL TIME CLOCK 8MSOP
標準包裝: 1
類型: 時鐘/日歷
特點: 警報器,閏年,方波輸出
時間格式: HH:MM:SS(24 小時)
數(shù)據(jù)格式: YY-MM-DD-dd
接口: I²C,2 線串口
電源電壓: 1.7 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-TSSOP,8-MSOP(0.118",3.00mm 寬)
供應商設備封裝: 8-MSOP
包裝: 標準包裝
其它名稱: PT7C4563UEXDKR
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
PT0333(09/09)
Ver: 0
9
Data Sheet
PT7C4563
Real-time Clock Module (I2C Bus)
Communication
1.
I2C Bus Interface
a)
Overview of I2C-BUS
The I
2C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination
of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on.
Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and
stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data
transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the
data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per
clock pulse. The I
2C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a
chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its
slave address matches the slave address in the received data.
b)
System Configuration
All ports connected to the I
2C bus must be either open drain or open collector ports in order to enable AND connections to
multiple devices.
SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high
level when the bus is released (when communication is not being performed).
Master
MCU
Slave
RTC
Other Peripheral
Device
Vcc
SDA
SCL
Note: When there is only one master, the MCU is ready for driving SCL to "H" and R
P of SCL may not required.
R
P
R
P
Fig.1 System configuration
相關(guān)PDF資料
PDF描述
QPI-12LZ-01 IC INTERFACE FILTER
QPI-5LZ FILTER 24V 14A ACTIVE EMI
QPI-6LZ-01 IC INTERFACE FILTER
QPO-1LZ-01 IC INTERFACE FILTER
QPO-2LZ-01 IC INTERFACE FILTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PT7C5022 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Crystal Oscillator Module ICs
PT7C5022A1A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Crystal Oscillator Module ICs
PT7C5022A2A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Crystal Oscillator Module ICs
PT7C5022A3A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Crystal Oscillator Module ICs
PT7C5022A4A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Crystal Oscillator Module ICs