- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368232 > PSD713S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD713S5 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個(gè)可編程I/O,通用PLD有66個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備具有監(jiān)督職能（可編程邏輯，4K的位的SRAM，27余個(gè)可編程輸入/輸出，通用PLD的有66個(gè)輸入） |
| 文件頁數(shù)： | 58/104頁 |
| 文件大?。?/td> | 515K |
| 代理商： | PSD713S5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
PSD7XX Family
13-58
Bit 7
PIO_EN
Bit 6* Bit 5* Bit 4* Bit 3* Bit 2*
Bit 1
RD_EN
Bit 0
PSEN_EN
0 = disable
PIO mode
0 = RD access
SRAM, I/O
0 = PSEN access
EPROM only
1 = enable
PIO mode
1 = RD access
EPROM,
SRAM, I/O
1 = PSEN access
EPROM,
SRAM, I/O
Table 30. VM Register
*
Bit 6-2 are not used, set to “0”.
Bits 7, 1 and 0 are set to “0” after reset.
Memory Select for 8031 Microcontrollers
The 8031 family of microcontrollers, including 80C251 and 80C51XA, has a separate
address space for code memory (enabled by PSEN) and data memory (enabled by RD).
The PSD7XX allows the EPROM and SRAM to reside in the program space, data space or
both. Three different configurations are possible:
J
Separate Space Mode
Code memory space is separated from data memory space. The PSEN signal is used
to access the program code from the EPROM, and the RD signal is used to access
data from the SRAM and I/O Ports. This is the default configuration.
J
Combined Space Mode
The program and data memory spaces are combined into one 64KB block space that
allows the EPROM or SRAM to be accessed by either PSEN or RD. The EPROM and
SRAM blocks address space must not overlap. This mode is enabled by the
microcontroller by setting the bits in the VM Register as shown in Table 30. If Bit 0
is “1”, either PSEN or RD can access the SRAM. If Bit 1 is a “1”, either RD or PSEN
can access the EPROM. Figure 26 shows the memory select logic for Combined
Space Mode.
J
Mixed Mode
Allows individual EPROM blocks to be configured in either Data Space or Program
Space. EPROM block chip selects must be qualified with the 8031 RD input in the
ES0–ES7 equations. An active low RD will select EPROM blocks in data space and
disable the blocks that are in program space. For EPROM blocks that reside in data
space, the access time is calculated from RD valid to data valid. This mode is set
automatically by PSDsoft whenever the RD signal is included in the EPROM chip
select equations.
Memory Blocks
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD813F4 | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| PSD813F | Flash In-System-Programmable Microcontroller Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| PSD813FH(中文) | Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FN(中文) | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FN | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD-7155 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Photoelectric smoke detector |
| PSD-7155D | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Duct Housing, 4-wire, less detector head |
| PSD-7156 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Photoelectric smoke detector |
| PSD715F | 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
| PSD717F | 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。