- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368228 > PSD511B1 Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD511B1 |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入) |
| 中文描述： | 現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備（可編程邏輯，16K的位的SRAM，40余個(gè)可編程輸入/輸出，通用PLD的有61個(gè)輸入） |
| 文件頁(yè)數(shù)： | 89/130頁(yè) |
| 文件大?。?/td> | 704K |
| 代理商： | PSD511B1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)當(dāng)前第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
PSD5XX Famly
6-89
Load/Store
The Load operation transacts an Image Register (e.g. IMG0) write into its Counter/Timer
Register (e.g. CNTR0), whereas in the Store operation the Counter/Timer Register (e.g.
CNTR0) writes back into the Image Register (e.g. IMG0).
These signals are valid only when a Counter/timer is active. They are rising edge sensitive
and are used to Load a Counter with a required value or to Store the Counter value in the
associated Image Register.
In Waveform, Pulse and WatchDog modes the microcontroller writes into an Image
Register. The respective Counter/Timer uses that value as its initial counting value. The
data transfer operation from an Image Register into its corresponding counter is called
LOAD. In Event Counting and Time Capture modes the Counter/Timer counts event pulses
or timer clock cycles, respectively. An external event or a software command can cause a
data transfer from the counting element into its Image Register. This operation is defined as
STORE.
These operations are triggered by:
J
Software command
J
Terminal count (in Waveform mode only)
J
PPLD macrocell output
J
Input Pin
Refer to Counter/Timer Command Register and Figure 43 for specific details.
Enable/Dsable
These signals are used to enable or disable the counting of the Counter/Timers. These
signals are controlled by:
J
Software command (Bits 2 and 7 of the Command Registers).
J
PPLD macrocell output
J
Input Pin
Event Count Mode:
In Event Count mode the Enable/Disable signal is edge sensitive and is connected to the
event input signal through the PPLD or pin. In Time Capture mode the Enable/Disable
signal can be set by a software command only.
Refer to Counter/Timer Command Register and Figure 43 for specific details.
Counter/Timer Input/Output
Each Counter can use individual control inputs in port E as input Load/Store or
Enable/Disable signals, and Counter/Timer outputs in port A or port B by selecting alternate
and special functions on the pins assigned to them. The outputs are used in waveform and
pulse modes in which the Counters generate output waveforms or pulses. The inputs can
be used in all modes of operation except WatchDog to create the LOAD/STORE and/or
ENABLE/DISABLE control signals. Port E can be configured as outputs for Terminal Count.
Terminal Count is also available as ZPLD inputs (via pin feedback). Refer to Tables 25, 26
and 27 for further details and configuration of these ports.
PPLDMacrocell
The enable/disable or load/store inputs of each Counter/Timer can be selected through a
PPLD macrocell, whose inputs are two product terms PTT0 and PTT1 from the PPLD’s
AND-array. The polarity of the PPLD macrocell output is programmable. The output of the
PPLD macrocell which is the enable/disable and/or Load/Store input to the Counter/Timer
can be in a Combinatorial mode or Register mode. Figure 44 shows the details of the PPLD
macrocell. Refer to the “ZPLD” section for further information on the PPLD.
Counter/Timer
(Cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD502B1 | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入) |
| PSD503B1 | Field Programmable Microcontroller Peripherals(可編程邏輯，16K位SRAM,40個(gè)可編程I/O,通用PLD有61個(gè)輸入) |
| PSD502B1-12U | 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-204AE package; Similar to IRH7250 with optional Total Dose Rating of 1000kRads |
| PSD502B1-12UI | 250V 100kRad Hi-Rel Single N-Channel SEE Hardened MOSFET in a TO-254AA package; A IRHM57264SE with Standard Packaging |
| PSD502B1-15J | 600V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-257AA package. Also available in Radiation Levels up to 300KRad.; Similar to IRHY67C30CM with Optional Total Dose Rating of 300kRads |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD511B1-12J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD511B1-12JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD511B1-12LI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD511B1-12U | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
| PSD511B1-12UI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。