- 您現(xiàn)在的位置：買賣IC網 > PDF目錄368096 > PPC440GP-3RC466CZ (APPLIEDMICRO INC) Power PC 440GP Embedded Processor PDF資料下載
參數資料
| 型號： | PPC440GP-3RC466CZ |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Power PC 440GP Embedded Processor |
| 中文描述： | 32-BIT, 466 MHz, RISC PROCESSOR, CBGA552 |
| 封裝： | 25 X 25 MM, ROHS COMPLIANT, CERAMIC, BGA-552 |
| 文件頁數： | 61/83頁 |
| 文件大小： | 773K |
| 代理商： | PPC440GP-3RC466CZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
440GP – Power PC 440GP Embedded Processor
AMCC
61
Revision 1.07 – October 4, 2007
Data Sheet
Spread Spectrum Clocking
Care must be taken when using a spread spectrum clock generator (SSCG) with the PPC440GP. This controller
uses a PLL for clock generation inside the chip. The accuracy with which the PLL follows the SSCG is referred to
as tracking skew. The PLL bandwidth and phase angle determine how much tracking skew there is between the
SSCG and the PLL for a given frequency deviation and modulation frequency. When using an SSCG with the
PPC440GP the following conditions must be met:
The frequency deviation must not violate the minimum clock cycle time. Therefore, when operating the
PPC440GP with one or more internal clocks at their maximum supported frequency, the SSCG can only lower
the frequency.
The maximum frequency deviation cannot exceed
3%, and the modulation frequency cannot exceed 40kHz.
In some cases, on-board PPC440GP peripherals impose more stringent requirements.
Use the Peripheral Bus Clock for logic that is synchronous to the peripheral bus since this clock tracks the
modulation.
Use the DDR SDRAM MemClkOut since it also tracks the modulation.
Notes:
1. The serial port baud rates are synchronous to the modulated clock. The serial port has a tolerance of
approximately 1.5% on baud rate before framing errors begin to occur. The 1.5% tolerance assumes that
the connected device is running at precise baud rates.
2. Ethernet operation is unaffected.
3. IIC operation is unaffected.
Important:
It is up to the system designer to ensure that any SSCG used with the PPC440GP meets the above
requirements and does not adversely affect other aspects of the system.
相關PDF資料 |
PDF描述 |
|---|---|
| PPC440GP-3RC500C | Power PC 440GP Embedded Processor |
| PPC440GP-3RC500CZ | Power PC 440GP Embedded Processor |
| PPC440GR-3pbfffCx | Power PC 440GR Embedded Processor |
| PPC440GRx-NpAfffTs | PowerPC 440GRx Embedded Processor |
| PPC440GRx-SpAfffTs | PowerPC 440GRx Embedded Processor |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PPC440GP-3RC500C | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GP-3RC500CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:Power PC 440GP Embedded Processor |
| PPC440GR-3JA333C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA400C | 制造商:AppliedMicro 功能描述: |
| PPC440GR-3JA533C | 制造商:AppliedMicro 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。