- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368096 > PPC405GPR-3KB400 (APPLIEDMICRO INC) Power PC 405GPr Embedded Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | PPC405GPR-3KB400 |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Power PC 405GPr Embedded Processor |
| 中文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456 |
| 封裝： | 27 X 27 MM, LEAD FREE, PLASTIC, EBGA-456 |
| 文件頁數(shù)： | 52/57頁 |
| 文件大小： | 614K |
| 代理商： | PPC405GPR-3KB400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁
405GPr – Power PC 405GPr Embedded Processor
52
AMCC
Revision 2.04 – September 7, 2007
Data Sheet
OPB Divider from PLB
2
L25
EMCTxD1
0
0
1
1
D18
GPIO1[TS1E]
0
0
1
1
K25
EMCTxErr
0
0
1
1
J26
EMCTxD0
0
1
0
1
C20
GPIO2[TS2E]
0
1
0
1
K23
EMCTxEn
0
1
0
1
AD2
UART1_RTS
/
UART1_DTR
0
1
0
1
Divide by 1
Divide by 2
Divide by 3
Divide by 4
PCI Divider from PLB
2, 3
Divide by 1
Divide by 2
Divide by 3
Divide by 4
External Bus Divider from PLB
2
Divide by 2
Divide by 3
Divide by 4
Divide by 5
ROM Width
AC2
UART1_Tx
8-bit ROM
16-bit ROM
32-bit ROM
Reserved
0
0
1
1
ROM Location
U2
HoldAck
0
1
Y3
ExtAck
0
1
AF18
GPIO4[TS2O]
0
1
PPC405GPr Peripheral Attach
PPC405GPr PCI Attach
PCI Asynchronous Mode Enable
Synchronous PCI Mode
Asynchronous Mode
PCI Arbiter Enable
3
Internal Arbiter Disabled
Internal Arbiter Enabled
Note:
1. The tune bits adjust parameters that control PLL jitter. The recommended values minimize jitter for the PLL implemented in the
PPC405GPr. These bits are shown for information only; and do not require modification except in special clocking circumstances such as
spread spectrum clocking. For details on the use of Spread Spectrum Clock Generators (SSCGs) with the PPC405GPr, visit the technical
documents area of the AMCC PowerPC web site.
2. Not all combinations of dividers produce valid operating configurations. Frequencies must be within the limits specified in “Clocking
Specifications” on page 43. Further requirements are detailed in the Clocking chapter of the
PowerPC 405GPr Embedded Processor
User’s Manual
.
3. Additional consideration must be given to pins that normally function as Trace signals. Improved design margin can be gained by using
three-state buffers instead of strapping resistors, and minimizing trace lengths and stubs.
PPC405GPr Legacy Mode Strapping Pin Assignments
(Sheet 2 of 2)
Function
Option
Ball Strapping
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440EPx-NpAfffTs | PowerPC 440EPx Embedded Processor |
| PPC440EPx-SpAfffTs | PowerPC 440EPx Embedded Processor |
| PPC440EP | Power PC 440EP Embedded Processor |
| PPC440EP-3pbfffCx | Power PC 440EP Embedded Processor |
| PPC440GP-3CC333C | Power PC 440GP Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC405GPR-3KB400Z | 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 400MHz 3.3V 456-Pin EBGA T/R |
| PPC431EX-NUB1000T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1 GHZ, 2 10/100/1G ETHERNET, USB - Trays |
| PPC431EX-NUB800T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1 GHZ, 2 10/100/1G ETHERNET, USB - Trays |
| PPC431EXR-NUB600T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 800 MHZ, 2 10/100/1G ETHERNET, US - Trays |
| PPC431EXR-NUB800T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 800 MHZ, 2 10/100/1G ETHERNET, US - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。