參數(shù)資料
型號： PPC405GPR-3KB400
廠商： APPLIEDMICRO INC
元件分類： 微控制器/微處理器
英文描述： Power PC 405GPr Embedded Processor
中文描述： 32-BIT, 400 MHz, RISC PROCESSOR, PBGA456
封裝： 27 X 27 MM, LEAD FREE, PLASTIC, EBGA-456
文件頁數(shù)： 44/57頁
文件大?。?/td> 614K
代理商： PPC405GPR-3KB400
405GPr – Power PC 405GPr Embedded Processor
44
AMCC
Revision 2.04 – September 7, 2007
Data Sheet
Spread Spectrum Clocking
Care must be taken when using a spread spectrum clock generator (SSCG) with the PPC405GPr. This controller
uses a PLL for clock generation inside the chip. The accuracy with which the PLL follows the SSCG is referred to
as tracking skew. The PLL bandwidth and phase angle determine how much tracking skew there is between the
SSCG and the PLL for a given frequency deviation and modulation frequency. When using an SSCG with the
PPC405GPr the following conditions must be met:
The frequency deviation must not violate the minimum clock cycle time. Therefore, when operating the
PPC405GPr with one or more internal clocks at their maximum supported frequency, the SSCG can only lower
the frequency.
The maximum frequency deviation cannot exceed
3%, and the modulation frequency cannot exceed 40kHz.
In some cases, on-board PPC405GPr peripherals impose more stringent requirements (see Note 1).
Use the peripheral bus clock (PerClk) for logic that is synchronous to the peripheral bus since this clock tracks
the modulation.
Use the SDRAM MemClkOut since it also tracks the modulation.
Notes:
1. The serial port baud rates are synchronous to the modulated clock. The serial port has a tolerance of
approximately 1.5% on baud rate before framing errors begin to occur. The 1.5% tolerance assumes that the
connected device is running at precise baud rates. If an external serial clock is used the baud rate is unaffected
by the modulation.
2. Operation of the PPC405GPr PCI Bridge is unaffected by the use of a SSCG.
For PCI frequencies of 33.33 MHz and below the PCI controller supports synchronous mode operation. This is
accomplished by strapping the PPC405GPr for synchronous mode PCI and connecting the PCI bus clock to the
PPC405GPr SysClk input. For 33.33 MHz signalling, the PCI specification has no limitation on the amount of
frequency deviation or modulation that may be applied to the PCI clock. Therefore, the PPC405GPr SSCG
requirements stated above take precedence.
At PCI frequencies above 33.33 MHz, the PCI controller must be operated in asynchronous mode. When in
asynchronous mode, the PCI bus clock must be driven into the PPC405GPr PCIClk input. In this configuration
the PCI controller supports the 66.66 MHz PCI clock specification which specifies a maximum frequency
deviation of -1% at a modulation of between 30 kHz and 33 kHz.
3. Ethernet operation is unaffected.
4. IIC operation is unaffected.
Caution:
It is up to the system designer to ensure that any SSCG used with the PPC405GPr meets the above
requirements and does not adversely affect other aspects of the system.
相關PDF資料
PDF描述
PPC440EPx-NpAfffTs PowerPC 440EPx Embedded Processor
PPC440EPx-SpAfffTs PowerPC 440EPx Embedded Processor
PPC440EP Power PC 440EP Embedded Processor
PPC440EP-3pbfffCx Power PC 440EP Embedded Processor
PPC440GP-3CC333C Power PC 440GP Embedded Processor
相關代理商/技術(shù)參數(shù)
參數(shù)描述
PPC405GPR-3KB400Z 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 400MHz 3.3V 456-Pin EBGA T/R
PPC431EX-NUB1000T 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1 GHZ, 2 10/100/1G ETHERNET, USB - Trays
PPC431EX-NUB800T 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 1 GHZ, 2 10/100/1G ETHERNET, USB - Trays
PPC431EXR-NUB600T 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 800 MHZ, 2 10/100/1G ETHERNET, US - Trays
PPC431EXR-NUB800T 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 800 MHZ, 2 10/100/1G ETHERNET, US - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*