參數(shù)資料
型號: PPC405GPR-3BB266Z
廠商: APPLIEDMICRO INC
元件分類: 微控制器/微處理器
英文描述: Power PC 405GPr Embedded Processor
中文描述: 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA456
封裝: 35 X 35 MM, PLASTIC, EBGA-456
文件頁數(shù): 50/57頁
文件大?。?/td> 614K
代理商: PPC405GPR-3BB266Z
405GPr – Power PC 405GPr Embedded Processor
50
AMCC
Revision 2.04 – September 7, 2007
Data Sheet
I/O Specifications—Group 2
Notes:
1.
The SDRAM command interface is configurable through SDRAM0_TR[LDF] to provide a 2 to 4 cycle delay before the
command is used by SDRAM.
2. SDRAM I/O timings are specified relative to a MemClkOut terminated into a lumped 10pF load.
3. SDRAM interface hold times are guaranteed at the PPC405GPr package pin. System designers must use the PPC405GPr
IBIS model (available from
www.amcc.com
) to ensure their clock distribution topology minimizes loading and reflections,
and that the relative delays on clock wiring do not exceed the delays on other SDRAM signal wiring.
4. PerClk timing is specified with a 10pF load at the package pin. The indicated timing is valid only if PerClk feedback is
selected. Refer to the
PowerPC 405GPr Embedded Processor User’s Manual
for more information.
5. Input timings are specified at 1.5V, assuming transition times between 1 and 2ns, when measured between the 10% and
90% points of the output voltage.
6. I/O H is specified at 2.4 V and I/O L is specified at 0.4 V.
Signal
Input (ns)
Output (ns)
Output Current (mA)
I/O H
(minimum)
Clock
Notes
Setup Time
(T
IS
min)
Hold Time
(T
IH
min)
Valid Delay
(T
OV
max)
Hold Time
(T
OH
min)
I/O L
(minimum)
SDRAM Interface
BA1:0
BankSel3:0
CAS
ClkEn0:1
DQM0:3
DQMCB
ECC0:7
MemAddr12:0
MemData0:31
RAS
WE
External Slave Peripheral Interface
DMAAck0:3
DMAReq0:3
EOT0:3/TC0:3
PerAddr0:31
PerBLast
PerCS0
PerCS1:7[GPIO10:16]
PerData0:31
PerOE
PerPar0:3
PerR/W
PerReady
PerWBE0:3
External Master Peripheral Interface
BusReq
ExtAck
ExtReq
ExtReset
HoldAck
HoldPri
HoldReq
PerClk
PerErr
na
na
na
na
na
na
1.4
na
1.4
na
na
na
na
na
na
na
na
0
na
0
na
na
4.5
4.5
4.4
3.9
4.5
4.3
4.5
4.6
5.1
4.4
4.4
1.6
1.5
1.5
1.4
1.4
1.4
1.5
1.5
1.4
1.5
1.5
15.3
15.3
15.3
23
15.3
15.3
15.3
15.3
15.3
15.3
15.3
10.2
10.2
10.2
19.3
10.2
10.2
10.2
10.2
10.2
10.2
10.2
MemClkOut
MemClkOut
MemClkOut
MemClkOut
MemClkOut
MemClkOut
MemClkOut
MemClkOut
MemClkOut
MemClkOut
MemClkOut
1, 2, 5
2, 5
1, 2, 5
2, 5
2, 5
2, 5
2, 5
1, 2, 5
2, 5
1, 2, 5
1, 2, 5
na
3.2
dc
2.2
3.3
na
0
dc
0
0
6.1
na
6.4
7.1
6.5
2.2
na
2
2
2.3
10.3
na
10.3
15.3
10.3
7.1
na
7.1
10.2
7.1
PerClk
PerClk
PerClk
PerClk
PerClk
5
5
5
5
5
na
na
6.5
2.1
10.3
7.1
PerClk
5
4.7
na
2.3
3.3
5.5
2.3
0.9
na
0
0
0
0
7.2
6.5
7.2
6.6
na
6.1
1.9
2.1
2.1
2.1
na
2.2
15.3
10.3
15.3
10.3
na
10.3
10.2
7.1
10.2
7.1
na
7.1
PerClk
PerClk
PerClk
PerClk
PerClk
PerClk
5
5
5
5
5
5
na
na
4.1
na
na
2.1
3.1
na
2.4
na
na
0
na
na
0
0
na
0
6.1
5.9
na
6
6.1
na
na
0.7
na
2.2
2.1
na
1
2
na
na
-0.5
na
10.3
10.3
na
15.3
10.3
na
na
15.3
na
7.1
7.1
na
10.2
7.1
na
na
10.2
na
PerClk
PerClk
PerClk
PerClk
PerClk
PerClk
PerClk
SysClk
PerClk
5
5
5
5
5
5
5
4, 5
5
相關(guān)PDF資料
PDF描述
PPC405GPR-3BB333 Power PC 405GPr Embedded Processor
PPC405GPR-3BB333Z Power PC 405GPr Embedded Processor
PPC405GPR-3BB400 Power PC 405GPr Embedded Processor
PPC405GPR-3BB400Z Power PC 405GPr Embedded Processor
PPC405GPR-3DB266 Power PC 405GPr Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC405GPR-3BB333 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 333MHz 3.3V 456-Pin EBGA Tray
PPC405GPR-3BB333Z 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 333MHz 3.3V 456-Pin EBGA T/R
PPC405GPR-3BB400 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 400MHz 3.3V 456-Pin EBGA Tray 制造商:AMCC 功能描述:MPU 405GPR RISC 32BIT 0.18UM 400MHZ 3.3V 456PIN EBGA - Trays 制造商:AMCC 功能描述:AMCPPC405GPR-3BB400 CPU PERFORMANCESRAM
PPC405GPR-3BB400Z 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 400MHz 3.3V 456-Pin EBGA T/R 制造商:AMCC 功能描述:AMCPPC405GPR-3BB400Z CPU EOL090410
PPC405GPR-3DB266 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 266MHz 3.3V 456-Pin EBGA Tray