參數(shù)資料
型號(hào)： PPC405GPR-3BB266Z
廠商： APPLIEDMICRO INC
元件分類： 微控制器/微處理器
英文描述： Power PC 405GPr Embedded Processor
中文描述： 32-BIT, 266.66 MHz, RISC PROCESSOR, PBGA456
封裝： 35 X 35 MM, PLASTIC, EBGA-456
文件頁數(shù)： 35/57頁
文件大?。?/td> 614K
代理商： PPC405GPR-3BB266Z
405GPr – Power PC 405GPr Embedded Processor
AMCC
35
Revision 2.04 – September 7, 2007
Data Sheet
UART1_Tx
UART1 Serial Data Out.
O
5V tolerant
3.3V LVTTL
6
UART1_DSR/
UART1_CTS
UART1 Data Set Ready
or
UART1 Clear To Send. To access this function, software must toggle
a DCR bit.
I
5V tolerant
3.3V LVTTL
1
UART1_RTS/
UART1_DTR
UART1 Request To Send
or
UART1 Data Terminal Ready. To access this function, software must
toggle a DCR bit.
O
5V tolerant
3.3V LVTTL
6
IICSCL
IIC Serial Clock.
I/O
5V tolerant
3.3V LVTTL
1, 2
IICSDA
IIC Serial Data.
I/O
5V tolerant
3.3V LVTTL
1, 2
Interrupts Interface
IRQ0:6[GPIO17:23]
Interrupt requests
or
General Purpose I/O. To access this function, software must toggle a
DCR bit.
I[I/O]
5V tolerant
3.3V LVTTL
1
JTAG Interface
TDI
Test data in.
I
5V tolerant
3.3V LVTTL
1, 4
TMS
JTAG test mode select.
I
5V tolerant
3.3V LVTTL
1, 4
TDO
Test data out.
O
5V tolerant
3.3V LVTTL
TCK
JTAG test clock. The frequency of this input can range from DC to
25MHz.
I
5V tolerant
3.3V LVTTL
1, 4
TRST
JTAG reset. TRST must be low at power-on to initialize the JTAG
controller and for normal operation of the PPC405GPr.
I
5V tolerant
3.3V LVTTL
5
System Interface
SysClk
Main system clock input.
I
5V tolerant
3.3V LVTTL
SysReset
Main system reset. External logic can drive this bidirectional pin low
(minimum of 16 cycles) to initiate a system reset. A system reset can
also be initiated by software. Implemented as an open-drain output
(two states; 0 or open circuit).
I/O
5V tolerant
3.3V LVTTL
1, 2
AV
DD
Clean voltage input for the PLL.
I
AGND
Clean Ground input for the PLL.
I
SysErr
Set to 1 when a Machine Check is generated.
O
5V tolerant
3.3V LVTTL
Halt
Halt from external debugger.
I
5V tolerant
3.3V LVTTL
1, 2
Signal Functional Description
(Sheet 6 of 8)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 29 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
7. Pull-up may be required. See “External Bus Control Signals” on page 29.
Signal Name
Description
I/O
Type
Notes
相關(guān)PDF資料
PDF描述
PPC405GPR-3BB333 Power PC 405GPr Embedded Processor
PPC405GPR-3BB333Z Power PC 405GPr Embedded Processor
PPC405GPR-3BB400 Power PC 405GPr Embedded Processor
PPC405GPR-3BB400Z Power PC 405GPr Embedded Processor
PPC405GPR-3DB266 Power PC 405GPr Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC405GPR-3BB333 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 333MHz 3.3V 456-Pin EBGA Tray
PPC405GPR-3BB333Z 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 333MHz 3.3V 456-Pin EBGA T/R
PPC405GPR-3BB400 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 400MHz 3.3V 456-Pin EBGA Tray 制造商:AMCC 功能描述:MPU 405GPR RISC 32BIT 0.18UM 400MHZ 3.3V 456PIN EBGA - Trays 制造商:AMCC 功能描述:AMCPPC405GPR-3BB400 CPU PERFORMANCESRAM
PPC405GPR-3BB400Z 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 400MHz 3.3V 456-Pin EBGA T/R 制造商:AMCC 功能描述:AMCPPC405GPR-3BB400Z CPU EOL090410
PPC405GPR-3DB266 制造商:AppliedMicro 功能描述:MPU 405GPr RISC 32-Bit 0.18um 266MHz 3.3V 456-Pin EBGA Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*