- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378056 > PM7366-BI (PMC-SIERRA INC) TVS BI-DIR 30V 1500W DO-201 PDF資料下載
參數(shù)資料
| 型號： | PM7366-BI |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | TVS BI-DIR 30V 1500W DO-201 |
| 中文描述： | 8 CHANNEL(S), 64K bps, SERIAL COMM CONTROLLER, PBGA256 |
| 封裝： | 27 X 27 MM, 1.45 MM HEIGHT, SBGA-256 |
| 文件頁數(shù)： | 20/286頁 |
| 文件大?。?/td> | 2243K |
| 代理商： | PM7366-BI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁
RELEASED
DATA SHEET
PM7366 FREEDM-8
ISSUE 4
PMC-1970930
FRAME ENGINE AND DATA LINK MANAGER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
7
6
DESCRIPTION
The PM7366 FREEDM-8 Frame Engine and Datalink Manager device is a monolithic integrated
circuit that implements HDLC processing, and PCI Bus memory management functions for a
maximum of 128 bi-directional channels.
For channelised links, the FREEDM-8 allows up to 128 bi-directional HDLC channels to be
assigned to individual time-slots within a maximum of 8 independently timed T1 or E1 links. The
channel assignment supports the concatenation of time-slots (N x DS0) up to a maximum of 24
concatenated time-slots for a T1 link and 31 concatenated time-slots for an E1 link. Time-slots
assigned to any particular channel need not be contiguous within the T1 or E1 link.
For unchannelised links, the FREEDM-8 processes up to 8 bi-directional HDLC channels within 8
independently timed links. The links can be of arbitrary frame format. When limited to two
unchannelised links, each link can be rated at up to 52 MHz when SYSCLK is at 33 MHz. For
lower rate unchannelised links, the FREEDM-8 processes up to 8 links, where the aggregate
clock rate of all the links is limited to 64 MHz, links 0 to 2 can have a clock rate of up to 52 MHz
when SYSCLK is at 33 MHz and links 3 to 7 can have a clock rate of up to 10 MHz. The
FREEDM-8 also supports mixing of up to 8 channelised and unchannelised links. The total
number of channels in each direction is limited to 128. The aggregate clock rate over all 8
possible links is limited to 64 MHz.
In the receive direction, the FREEDM-8 performs channel assignment and packet extraction and
validation. For each provisioned HDLC channel, the FREEDM-8 delineates the packet boundaries
using flag sequence detection, and performs bit de-stuffing. Sharing of opening and closing flags,
as well as, sharing of zeros between flags are supported. The resulting packet data is placed into
the internal 8 kbyte partial packet buffer RAM. The partial packet buffer acts as a logical FIFO for
each of the assigned channels. Partial packets are DMA'd out of the RAM, across the PCI bus
and into host packet memory. The FREEDM-8 validates the frame check sequence for each
packet, and verifies that the packet is an integral number of octets in length and is within a
programmable minimum and maximum length. The receive packet status is updated before
linking the packet into a receive ready queue. The FREEDM-8 alerts the PCI Host that there are
packets in a receive ready queue by, optionally, asserting an interrupt on the PCI bus.
Alternatively, in the receive direction, the FREEDM-8 supports a transparent operating mode. For
each provisioned transparent channel, the FREEDM-8 directly transfers the received octets into
host memory verbatim. If the transparent channel is assigned to a channelised link, then the
octets are aligned to the received time-slots.
In the transmit direction, the PCI Host provides packets to transmit using a transmit ready queue.
For each provisioned HDLC channel, the FREEDM-8 DMA's partial packets across the PCI bus
and into the transmit partial packet buffer. The partial packets are read out of the packet buffer by
the FREEDM-8 and frame check sequence is optionally calculated and inserted at the end of each
packet. Bit stuffing is performed before being assigned to a particular link. The flag sequence is
automatically inserted when there is no packet data for a particular channel. Sequential packets
are optionally separated by two flags (an opening flag and a closing flag) or a single flag
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PM7366-PI | FRAME ENGINE AND DATA LINK MANAGER |
| PM7367-PI | DIODE 1N4002 RECTIFYING |
| PM7367 | 32 link, 32 Channel Data Link Manager with PCI Interface |
| PM7375 | ATM SAR and PHY Processor for PCI Bus |
| PM7375-SC | LOCAL ATM SAR & PHYSICAL LAYER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PM7366-PI | 制造商:PMC-Sierra 功能描述: |
| PM7367 | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
| PM7367-PI | 制造商:PMC 制造商全稱:PMC 功能描述:FRAME ENGINE AND DATA LINK MANAGER |
| PM-737 | 制造商:Eclipse Tools 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。