![](http://datasheet.mmic.net.cn/330000/PM7323_datasheet_16444372/PM7323_120.png)
STANDARD PRODUCT
PM7323 RCMP-200
DATASHEET
PMC-960543
ISSUE 2
ROUTING CONTROL, MONITORING, & POLICING
200 MBPS
Proprietary and Confidential to PMC-Sierra, Inc.
and for its Customer’s Internal Use.
109
the CLP bit. Note, however, that if the CSILOC[3:0] field is not 0x0, then the
Cell ID field will overwrite the selected pre/postpend byte or header byte.
PM:
If the PM bit is a logic 1, performance management is globally enabled. If the
PM bit is a logic 0, all performance management cells are ignored at end-
points and no statistics are maintained at intermediate points. When
performance management is disabled, no physical memory needs to be
provided at the SA[19:16]=1101, 1110 and 1111 locations.
GPOLICE:
If the GPOLICE bit is a logic 1, cell rate policing is globally enabled on all
connections. (Policing can be disabled on a per-VC basis by clearing the
"Action[1:0]" field in the VC Table to zero.) If the GPOLICE bit is a logic 0, no
cell rate policing is performed and no physical memory needs to be provided
at the SA[19:16]=0100, 0101, 0110 and 0111 locations.
COUNT:
If the COUNT bit is a logic 1, per-VC counting is globally enabled. If the
COUNT bit is a logic 0, the CLP=0 and CLP=1 cell counts are not maintained
and no physical memory needs to be provided at the SA[19:16]=1011 and
1100 locations.
GFC:
The GFC bit determines if the GFC field in the ATM header is replaced or
passed through unaltered. If GFC is a logic 1, the GFC field in the incoming
cell is passed to the outgoing cell. If GFC is a logic 0, the GFC field is
replaced by contents of the VC Table. The GFC bit has no effect if the
connection belongs to a NNI.
BWDXLAT:
If the BWDXLAT is a logic 1 and GVPIVCI is a logic 1, all backward generated
OAM cells have header translation performed on them. If BWDXLAT is a
logic 0, the ingress VPI/VCI value is used in the header.
AUTORDI:
The AUTORDI bit enables the generation of RDI cells while in an AIS alarm
or Continuity alarm state. If AUTORDI is a logic 1, an RDI cell is presented on
the Output Cell Interface immediately upon the reception of the first AIS cell