參數(shù)資料
型號: PLSI1032E-100LJ
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: PLD
英文描述: High-Density Programmable Logic
中文描述: EE PLD, 12.5 ns, PQCC84
封裝: PLASTIC, LCC-84
文件頁數(shù): 15/16頁
文件大小: 212K
代理商: PLSI1032E-100LJ
15
Specifications
ispLSI and pLSI 1032E
NC
NC
I/O 57
I/O 58
I/O 59
I/O 60
I/O 61
I/O 62
I/O 63
IN 7
Y0
VCC
GND
ispEN
RESET
1
SDI/IN 0
I/O 0
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
NC
NC
NC
NC
I/O 38
I/O 37
I/O 36
I/O 35
I/O 34
I/O 33
I/O 32
GOE 0/IN 4
2
Y1
VCC
GND
Y2
Y3
SCLK/IN 3
1
I/O 31
I/O 30
I/O 29
I/O 28
I/O 27
I/O 26
I/O 25
NC
NC
N
N
I
I
I
I
I
I
I
I
I
I
G
G
2
I
I
I
I
I
I
I
I
I
N
N
N
N
I
I
I
I
I
I
I
I
I
1
M
G
1
S
I
I
I
I
I
I
I
I
I
N
N
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
2
2
2
2
3
3
3
3
3
3
3
3
3
3
4
4
4
4
4
4
4
4
4
4
5
1
9
9
9
9
9
9
9
9
9
9
8
8
8
8
8
8
8
8
8
8
7
7
7
7
ispLSI 1032E
Top View
1. Pins have dual function capability.
2. Pins have dual function capability which is software selectable.
0766A-32E-isp
ispLSI 1032E 100-Pin TQFP Pinout Diagram
Pin Configurations
相關(guān)PDF資料
PDF描述
pLSI1032E-125LJ High-Density Programmable Logic
PLSI1032E-100LJ High-Density Programmable Logic
PLSI2032-110LJ 52Mbps Precision Delay RS485 Fail-Safe Transceivers; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C
PLSI2032-110LT44 Electrically-Erasable Complex PLD
PLSI2032-135LJ 100Mbps RS485 Hot Swapable Quad Drivers; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLSI1032E125LJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD
PLSI1032E-125LJ 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
PLSI1032E70LJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD
PLSI1032E-70LJ 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic
PLSI1032E80LJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD