![](http://datasheet.mmic.net.cn/260000/PIC18F4523_datasheet_15942930/PIC18F4523_380.png)
PIC18F2423/2523/4423/4523
DS39755B-page 378
Preliminary
2007 Microchip Technology Inc.
C
C Compilers
MPLAB C18 .............................................................322
MPLAB C30 .............................................................322
CALL ................................................................................286
CALLW .............................................................................315
Capture (CCP Module) .....................................................141
Associated Registers ...............................................143
CCP Pin Configuration .............................................141
CCPRxH:CCPRxL Registers ...................................141
Prescaler ..................................................................141
Software Interrupt ....................................................141
Timer1/Timer3 Mode Selection ................................141
Capture (ECCP Module) ..................................................148
Capture/Compare/PWM (CCP) ........................................139
Capture Mode.
See
Capture.
CCP Mode and Timer Resources ............................140
CCP2 Pin Assignment .............................................140
CCPRxH Register ....................................................140
CCPRxL Register .....................................................140
Compare Mode.
See
Compare.
Interaction of CCP1 and CCP2 for
Timer Resources ..............................................140
Module Configuration ...............................................140
Clock Sources ....................................................................28
Selecting the 31 kHz Source ......................................29
Selection Using OSCCON Register ...........................29
CLRF ................................................................................287
CLRWDT ..........................................................................287
Code Examples
16 x 16 Signed Multiply Routine ................................90
16 x 16 Unsigned Multiply Routine ............................90
8 x 8 Signed Multiply Routine ....................................89
8 x 8 Unsigned Multiply Routine ................................89
Changing Between Capture Prescalers ...................141
Computed GOTO Using an Offset Value ...................56
Data EEPROM Read .................................................85
Data EEPROM Refresh Routine ................................86
Data EEPROM Write .................................................85
Erasing a Flash Program Memory Row .....................78
Fast Register Stack ....................................................56
How to Clear RAM (Bank 1) Using
Indirect Addressing ............................................68
Implementing a Real-Time Clock Using
a Timer1 Interrupt Service ...............................131
Initializing PORTA ....................................................105
Initializing PORTB ....................................................108
Initializing PORTC ....................................................111
Initializing PORTD ....................................................114
Initializing PORTE ....................................................117
Loading the SSPBUF (SSPSR) Register .................164
Reading a Flash Program Memory Word ..................77
Saving STATUS, WREG and
BSR Registers in RAM .....................................103
Writing to Flash Program Memory .......................80–81
Code Protection ...............................................................253
COMF ...............................................................................288
Comparator ......................................................................237
Analog Input Connection Considerations .................241
Associated Registers ...............................................241
Configuration ............................................................238
Effects of a Reset .....................................................240
Interrupts ..................................................................240
Operation .................................................................239
Operation During Sleep ...........................................240
Outputs .................................................................... 239
Reference ................................................................ 239
External Signal ................................................ 239
Internal Signal .................................................. 239
Response Time ........................................................ 239
Comparator Specifications ............................................... 340
Comparator Voltage Reference ....................................... 243
Accuracy and Error .................................................. 244
Associated Registers ............................................... 245
Configuring .............................................................. 243
Connection Considerations ...................................... 244
Effects of a Reset .................................................... 244
Operation During Sleep ........................................... 244
Compare (CCP Module) .................................................. 142
Associated Registers ............................................... 143
CCP Pin Configuration ............................................. 142
CCPRx Register ...................................................... 142
Software Interrupt Mode .......................................... 142
Special Event Trigger .............................. 137, 142, 236
Timer1/Timer3 Mode Selection ................................ 142
Compare (ECCP Module) ................................................ 148
Computed GOTO ............................................................... 56
Configuration Bits ............................................................ 253
Configuration Register Protection .................................... 270
Context Saving During Interrupts ..................................... 103
Conversion Considerations .............................................. 374
CPFSEQ .......................................................................... 288
CPFSGT .......................................................................... 289
CPFSLT ........................................................................... 289
Crystal Oscillator/Ceramic Resonator ................................ 23
Customer Change Notification Service ............................ 387
Customer Support ............................................................ 387
D
Data Addressing Modes .................................................... 68
Comparing Addressing Modes with the
Extended Instruction Set Enabled ..................... 71
Direct ......................................................................... 68
Indexed Literal Offset ................................................ 70
Instructions Affected .......................................... 70
Indirect ....................................................................... 68
Inherent and Literal .................................................... 68
Data EEPROM
Code Protection ....................................................... 270
Data EEPROM Memory ..................................................... 83
Associated Registers ................................................. 87
EEADR Register ........................................................ 83
EECON1 and EECON2 Registers ............................. 83
Operation During Code-Protect ................................. 86
Protection Against Spurious Write ............................. 86
Reading ..................................................................... 85
Using ......................................................................... 86
Write Verify ................................................................ 85
Writing ....................................................................... 85
Data Memory ..................................................................... 59
Access Bank .............................................................. 62
and the Extended Instruction Set .............................. 70
Bank Select Register (BSR) ...................................... 59
General Purpose Registers ....................................... 62
Map for PIC18F2423/4423 ........................................ 60
Map for PIC18F2523/4523 ........................................ 61
Special Function Registers ........................................ 63
DAW ................................................................................ 290
DC and AC Characteristics
Graphs and Tables .................................................. 363