參數(shù)資料
型號(hào): PIC18F252
廠商: Microchip Technology Inc.
英文描述: 28-Pin 8-Bit Enhanced FLASH Microcontrollers(28腳、8位增強(qiáng)型閃速微控制器,帶10位A/D)
中文描述: 28引腳8位閃存微控制器增強(qiáng)(28腳,8位增強(qiáng)型閃速微控制器,帶10位A / D轉(zhuǎn)換)
文件頁(yè)數(shù): 305/316頁(yè)
文件大?。?/td> 5755K
代理商: PIC18F252
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)當(dāng)前第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)
2001 Microchip Technology Inc.
Advance Information
DS39564A-page 303
PIC18FXX2
I
I/O Ports
.............................................................................85
I
2
C (SSP Module)
ACK Pulse
........................................................ 136
,
137
Read/Write Bit Information (R/W Bit)
.......................137
I
2
C Master Mode Reception
.............................................153
I
2
C Mode
Clock Stretching
.......................................................142
I
2
C Mode (SSP Module)
...................................................132
Registers
..................................................................132
I
2
C Module
ACK Pulse
........................................................ 136
,
137
Acknowledge Sequence Timing
...............................156
Baud Rate Generator
...............................................149
Block Diagram
..........................................................132
Baud Rate Generator
.......................................149
BRG Reset due to SDA Collision
.............................159
BRG Timing
.............................................................150
Bus Collision
Acknowledge
....................................................157
Restart Condition
.............................................160
Restart Condition Timing (Case1)
....................160
Restart Condition Timing (Case2)
....................160
START Condition
.............................................158
START Condition Timing
......................... 158
,
159
STOP Condition
...............................................161
STOP Condition Timing (Case1)
.....................161
STOP Condition Timing (Case2)
.....................161
Transmit Timing
...............................................157
Bus Collision and Arbitration
....................................157
Bus Collision timing
..................................................157
Clock Arbitration
.......................................................150
Effects of a RESET
..................................................157
General Call Address Support
.................................146
Master Mode
............................................................147
Operation
.........................................................148
Repeated START Timing
.................................152
Master Mode 7-bit Reception Timing
.......................155
Master Mode START Condition
...............................151
Master Mode Timing (Transmission)
........................154
Master Mode Transmission
......................................153
Master Mode Transmit Sequence
............................148
Multi-Master Mode
...................................................157
Operation
.................................................................136
Read/Write Bit Information (R/W Bit)
............... 136
,
137
Repeat START Condition Timing
.............................152
Serial Clock (RC3/SCK/SCL)
...................................137
Slave Mode
..............................................................136
Addressing
.......................................................136
Reception
.........................................................137
Transmission
....................................................137
Slave Mode Timing (10-bit Reception, SEN = 0)
.....140
Slave Mode Timing (10-bit reception, SEN = 1)
.......145
Slave Mode Timing (10-bit Transmission)
................141
Slave Mode Timing (7-bit Reception, SEN = 0)
.......138
Slave Mode Timing (7-bit reception, SEN = 1)
.........144
Slave Mode Timing (7-bit Transmission)
..................139
SLEEP Operation
.....................................................157
SSPCON1 Register
.................................................134
SSPCON2 Register
.................................................135
SSPSTAT Register
..................................................133
STOP Condition Receive or Transmit Timing
..........156
STOP Condition Timing
...........................................156
Timing Diagram, Data
..............................................279
Timing Diagram, START/STOP Bits
........................279
ICEPIC In-Circuit Emulator
.............................................. 252
ID Locations
..............................................................193
,
208
INCF
................................................................................ 230
INCFSZ
............................................................................ 231
In-Circuit Serial Programming (ICSP)
.......................193
,
208
Indirect Addressing
............................................................ 51
INDF and FSR Registers
........................................... 50
Indirect Addressing Operation
........................................... 51
Indirect File Operand
......................................................... 42
INFSNZ
............................................................................ 231
Instruction Cycle
................................................................ 39
Instruction Flow/Pipelining
................................................. 40
Instruction Format
............................................................ 211
Instruction Set
.................................................................. 209
ADDLW
.................................................................... 215
ADDWF
.................................................................... 215
ADDWFC
................................................................. 216
ANDLW
.................................................................... 216
ANDWF
.................................................................... 217
BC
............................................................................ 217
BCF
......................................................................... 218
BN
............................................................................ 218
BNC
......................................................................... 219
BNN
......................................................................... 219
BNOV
...................................................................... 220
BNZ
......................................................................... 220
BOV
......................................................................... 223
BRA
......................................................................... 221
BSF
.......................................................................... 221
BTFSC
..................................................................... 222
BTFSS
..................................................................... 222
BTG
......................................................................... 223
BZ
............................................................................ 224
CALL
........................................................................ 224
CLRF
....................................................................... 225
CLRWDT
................................................................. 225
COMF
...................................................................... 226
CPFSEQ
.................................................................. 226
CPFSGT
.................................................................. 227
CPFSLT
................................................................... 227
DAW
........................................................................ 228
DCFSNZ
.................................................................. 229
DECF
....................................................................... 228
DECFSZ
.................................................................. 229
GOTO
...................................................................... 230
INCF
........................................................................ 230
INCFSZ
.................................................................... 231
INFSNZ
.................................................................... 231
IORLW
..................................................................... 232
IORWF
..................................................................... 232
LFSR
....................................................................... 233
MOVF
...................................................................... 233
MOVFF
.................................................................... 234
MOVLB
.................................................................... 234
MOVLW
................................................................... 235
MOVWF
................................................................... 235
MULLW
.................................................................... 236
MULWF
.................................................................... 236
NEGF
....................................................................... 237
NOP
......................................................................... 237
POP
......................................................................... 238
PUSH
....................................................................... 238
RCALL
..................................................................... 239
RESET
..................................................................... 239
RETFIE
.................................................................... 240
相關(guān)PDF資料
PDF描述
PIC18F4523 28/40/44-Pin, Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology
PIC18F4553 28/40/44-Pin High-Performance, Enhanced Flash, USB Microcontrollers with 12-Bit A/D and nanoWatt Technology
PIC18F4585-I Enhanced Flash Microcontrollers with ECAN? Technology, 10-Bit A/D and nanoWatt Technology
PIC18F4585-P Enhanced Flash Microcontrollers with ECAN? Technology, 10-Bit A/D and nanoWatt Technology
PIC18F458ELQTP High Performance, 28/40-Pin Enhanced FLASH Microcontrollers with CAN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC18F2520-E/ML 功能描述:8位微控制器 -MCU 32KB 3968 RAM 25I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F2520-E/SO 功能描述:8位微控制器 -MCU 32KB 3968 RAM 25I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F2520-E/SP 功能描述:8位微控制器 -MCU 32KB 3968 RAM 25I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F2520-I/ML 功能描述:8位微控制器 -MCU 32kBF 1536RM 25I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F2520-I/ML 制造商:Microchip Technology Inc 功能描述:8-Bit Microcontroller IC