- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368020 > PI7C8152B PCI Bridge | Asynchronous 2-Port PCI Bridge PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C8152B |
| 英文描述： | PCI Bridge | Asynchronous 2-Port PCI Bridge |
| 中文描述： | PCI橋|異步2端口PCI橋 |
| 文件頁(yè)數(shù)： | 104/115頁(yè) |
| 文件大小： | 879K |
| 代理商： | PI7C8152B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)
PI7C8150B
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 104 of 115
July 31, 2003 – Revision 1.031
The instruction determines the test to be performed, the test data register to be accessed, or
both. The IR is two bits wide. When the IR is selected, the most significant bit is connected
to TDI, and the least significant bit is connected to TDO. The value presented on the TDI
pin is shifted into the IR on each rising edge of TCK. The TAP controller captures fixed
parallel data (1101 binary). When a new instruction is shifted in through TDI, the value
1101(binary) is always shifted out through TDO, least significant bit first. This helps
identify instructions in a long chain of serial data from several devices.
Upon activation of the TRST_L reset pin, the latched instruction asynchronously changes
to the id code instruction. When the TAP controller moves into the test state other than by
reset activation, the opcode changes as TDI shifts, and becomes active on the falling edge
of TCK.
16.2
BOUNDARY SCAN INSTRUCTION SET
The PI7C8150B supports three mandatory boundary-scan instructions (BYPASS,
SAMPLE and EXTEST). The table shown below lists the PI7C8150B’s boundary-scan
instruction codes.
Table 16-1. TAP Pins
Instruction
Requisite
EXTEST
IEEE 1149.1
Required
/
Opcode (binary)
Description
00000
EXTEST initiates testing of external circuitry, typically board-
level interconnects and off chip circuitry. EXTEST connects the
boundary-scan register between TDI and TDO. When EXTEST
is selected, all output signal pin values are driven by values
shifted into the boundary-scan register and may change only of
the falling edge of TCK. Also, when EXTEST is selected, all
system input pin states must be loaded into the boundary-scan
register on the rising-edge of TCK.
SAMPLE performs two functions:
!
A snapshot of the sample instruction is captured on the
rising edge of TCK without interfering with normal
operation. The instruction causes boundary-scan register
cells associated with outputs to sample the value being
driven.
!
On the falling edge of TCK, the data held in the boundary-
scan cells is transferred to the slave register cells.
Typically, the slave latched data is applied to the system
outputs via the EXTEST instruction.
Enable internal SCAN test
CLAMP instruction allows the state of the signals driven from
component pins to be determined from the boundary-scan
register while the bypass register is selected as the serial path
between TDI and TDO. The signal driven from the component
pins will not change while the CLAMP instruction is selected.
BYPASS instruction selects the one-bit bypass register between
TDI and TDO pins. 0 (binary) is the only instruction that
accesses the bypass register. While this instruction is in effect,
all other test data registers have no effect on system operation.
Test data registers with both test and system functionality
performs their system functions when this instruction is selected.
SAMPLE
IEEE 1149.1
Required
0001
INTSCAN
CLAMP
00010
00100
BYPASS
11111
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C8154 | PCI Bridge | 2-Port PCI-to-PCI Bridge |
| PI7C8154-33 | PCI Bridge | 2-Port PCI-to-PCI Bridge |
| PI7C8150 | PCI Bridge | 2-Port PCI-to-PCI Bridge |
| PI7C8150-33 | PCI Bridge | 2-Port PCI-to-PCI Bridge |
| PI7C8150A | PCI Bridge | 2-Port PCI-to-PCI Bridge |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C8152BEVB | 功能描述:界面開(kāi)發(fā)工具 2 Port PCI to PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V |
| PI7C8152BMA | 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 160-Pin MQFP |
| PI7C8152BMAE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI PCI -to -PCI Bridge 2 Port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8152BMAIE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 2 Port PCI to PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C8154 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | 2-Port PCI-to-PCI Bridge |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。