PI7C8150B
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 9 of 115
July 31, 2003 – Revision 1.031
LIST OF TABLES
Table 2-1. Pin List – 208-pin FQFP............................................................................................................ 18
Table 2-2. Pin List – 256-pin PBGA............................................................................................................ 20
Table 3-1. PCI Transactions ........................................................................................................................ 22
Table 3-2. Write Transaction Forwarding .................................................................................................. 23
Table 3-3. Write Transaction Disconnect Address Boundaries................................................................... 26
Table 3-4. Read Prefetch Address Boundaries............................................................................................ 28
Table 3-5. Read Transaction Prefetching.................................................................................................... 28
Table 3-6. Device Number to IDSEL S_AD Pin Mapping........................................................................... 32
Table 3-7. Delayed Write Target Termination Response............................................................................ 37
Table 3-8. Response to Posted Write Target Termination........................................................................... 39
Table 3-9. Response to Delayed Read Target Termination......................................................................... 41
Table 5-1. Summary of Transaction Ordering ............................................................................................ 52
Table 6-1. Setting the Primary Interface Detected Parity Error Bit ........................................................... 60
Table 6-2. Setting Secondary Interface Detected Parity Error Bit.............................................................. 61
Table 6-3. Setting Primary Interface Master Data Parity Error Detected Bit............................................ 63
Table 6-4. Setting Secondary Interface Master Data Parity Error Detected Bit......................................... 63
Table 6-5. Assertion of P_PERR_L............................................................................................................. 64
Table 6-6. Assertion of S_PERR_L.............................................................................................................. 64
Table 6-7. Assertion of P_SERR_L for Data Parity Errors......................................................................... 65
Table 10-1. GPIO Operation....................................................................................................................... 74
Table 10-2. GPIO Serial Data Format........................................................................................................ 75
Table 11-1. Power Management Transitions .............................................................................................. 76
Table 16-1. TAP Pins ................................................................................................................................ 104
Table 16-2. JTAG Boundary Register Order............................................................................................. 106
LIST OF FIGURES
Figure 8-1 Secondary Arbiter Example.................................................................................................... 70
Figure 16-1 Test Access Port Block Diagram........................................................................................ 103
Figure 17-1 PCI Signal Timing Measurement Conditions..................................................................... 110
Figure 18-1 208-pin FQFP Package Outline......................................................................................... 112
Figure 18-2 256-pin PBGA Package Outline......................................................................................... 113