參數(shù)資料
型號： PI7C8150A-33
英文描述： PCI Bridge | 2-Port PCI-to-PCI Bridge
中文描述： PCI橋| 2端口PCI至PCI橋
文件頁數(shù)： 7/115頁
文件大?。?/td> 879K
代理商： PI7C8150A-33
PI7C8150B
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
Page 7 of 115
July 31, 2003 – Revision 1.031
13
SUPPORTED COMMANDS......................................................................................................... 78
13.1
PRIMARY
INTERFACE............................................................................................................. 78
13.2
SECONDARY
INTERFACE....................................................................................................... 79
14
CONFIGURATION REGISTERS................................................................................................ 81
14.1
CONFIGURATION
REGISTER.................................................................................................. 81
14.1.1
VENDOR ID REGISTER – OFFSET 00h
......................................................................... 82
14.1.2
DEVICE ID REGISTER – OFFSET 00h
.......................................................................... 82
14.1.3
COMMAND REGISTER – OFFSET 04h
.......................................................................... 82
14.1.4
STATUS REGISTER – OFFSET 04h
................................................................................ 83
14.1.5
REVISION ID REGISTER – OFFSET 08h
...................................................................... 84
14.1.6
CLASS CODE REGISTER – OFFSET 08h
....................................................................... 84
14.1.7
CACHE LINE SIZE REGISTER – OFFSET 0Ch
............................................................ 84
14.1.8
PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch
........................................... 84
14.1.9
HEADER TYPE REGISTER – OFFSET 0Ch
................................................................... 84
14.1.10
PRIMARY BUS NUMBER REGISTSER – OFFSET 18h
............................................ 85
14.1.11
SECONDARY BUS NUMBER REGISTER – OFFSET 18h
........................................ 85
14.1.12
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h
.................................... 85
14.1.13
SECONDARY LATENCY TIMER REGISTER – OFFSET 18h
.................................. 85
14.1.14
I/O BASE REGISTER – OFFSET 1Ch
.......................................................................... 85
14.1.15
I/O LIMIT REGISTER – OFFSET 1Ch
........................................................................ 86
14.1.16
SECONDARY STATUS REGISTER – OFFSET 1Ch
................................................... 86
14.1.17
MEMORY BASE REGISTER – OFFSET 20h
.............................................................. 87
14.1.18
MEMORY LIMIT REGISTER – OFFSET 20h
............................................................. 87
14.1.19
PEFETCHABLE MEMORY BASE REGISTER – OFFSET 24h
................................ 87
14.1.20
PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h
............................ 87
14.1.21
PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER –
OFFSET 28h
....................................................................................................................................... 88
14.1.22
PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER –
OFFSET 2Ch
....................................................................................................................................... 88
14.1.23
I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
.......................... 88
14.1.24
I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
......................... 88
14.1.25
ECP POINTER REGISTER – OFFSET 34h
................................................................. 88
14.1.26
INTERRUPT LINE REGISTER – OFFSET 3Ch
......................................................... 88
14.1.27
INTERRUPT PIN REGISTER – OFFSET 3Ch
............................................................ 89
14.1.28
BRIDGE CONTROL REGISTER – OFFSET 3Ch
....................................................... 89
14.1.29
DIAGNOSTIC / CHIP CONTROL REGISTER – OFFSET 40h
.................................. 90
14.1.30
ARBITER CONTROL REGISTER – OFFSET 40h
...................................................... 91
14.1.31
EXTENDED CHIP CONTROL REGISTER – OFFSET 48h
....................................... 92
14.1.32
UPSTREAM MEMORY CONTROL REGISTER – OFFSET 48h
............................... 92
14.1.33
SECONDARY BUS ARBITER PREEMPTION CONTROL REGISTER – OFFSET
4Ch
.......................................................................................................................................... 92
14.1.34
UPSTREAM (S TO P) MEMORY BASE REGISTER – OFFSET 50h
........................ 93
14.1.35
UPSTREAM (S TO P) MEMORY LIMIT REGISTER – OFFSET 50h
....................... 93
14.1.36
UPSTREAM (S TO P) MEMORY BASE UPPER 32-BITS REGISTER – OFFSET 54h
.......................................................................................................................................... 93
14.1.37
UPSTREAM (S TO P) MEMORY LIMIT UPPER 32-BITS REGISTER – OFFSET
58h
.......................................................................................................................................... 93
14.1.38
P_SERR_L EVENT DISABLE REGISTER – OFFSET 64h
........................................ 93
14.1.39
GPIO DATA AND CONTROL REGISTER – OFFSET 64h
........................................ 95
14.1.40
SECONDARY CLOCK CONTROL REGISTER – OFFSET 68h
................................. 95
14.1.41
P_SERR_L STATUS REGISTER – OFFSET 68h
........................................................ 96
14.1.42
PORT OPTION REGISTER – OFFSET 74h
................................................................ 96
相關(guān)PDF資料
PDF描述
PI7C8150B PCI Bridge | Asynchronous 2-Port PCI Bridge
PI7C8152A ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON
PI7C81552 ENHANCED 2-PORT PCI TO PCI BRIDGE INTEL 21152 COMPARISON
PI7C81552A ENHANCED 2-PORT PCI TO PCI BRIDGE INTEL 21152 COMPARISON
PI7C8152 ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150AMA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 208-Pin FQFP
PI7C8150AMA-33 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 208-Pin FQFP
PI7C8150AMAE 功能描述:外圍驅(qū)動器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150AMAE-33 功能描述:外圍驅(qū)動器與原件 - PCI 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C8150AND 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:2-PORT PCI-to-PCI BRIDGE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*