- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄369995 > PF48F4P0VTQ0 (Intel Corp.) Intel StrataFlash Embedded Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | PF48F4P0VTQ0 |
| 廠商： | Intel Corp. |
| 英文描述： | Intel StrataFlash Embedded Memory |
| 中文描述： | 英特爾StrataFlash嵌入式存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 71/102頁(yè) |
| 文件大?。?/td> | 1609K |
| 代理商： | PF48F4P0VTQ0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)
1-Gbit P30 Family
Datasheet
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
April 2005
71
SR[5]. If a command sequence error occurs during an erase suspend, SR[4] and SR[5] remains set,
even after the erase operation is resumed. Unless the Status Register is cleared using the Clear
Status Register command before resuming the erase operation, possible erase errors may be
masked by the command sequence error.
If a block is locked or locked-down during an erase suspend of the
same
block, the lock status bits
change immediately. However, the erase operation completes when it is resumed. Block lock
operations cannot occur during a program suspend. See
Appendix A, “Write State Machine” on
page 78
, which shows valid commands during an erase suspend.
13.2
Selectable One-Time Programmable Blocks
Any of four pre-defined areas from the main array (the four 32 KB parameter blocks together as
one and the three adjacent 128 KB main blocks) can be configured as One-Time Programmable
(OTP) so further program and erase operations are not allowed. This option is available for top or
bottom parameter devices.
Please see your local Intel representative for details about the Selectable OTP implementation.
Table 27.
Selectable OTP Block Mapping
Density
Top Parameter Configuration
Bottom Parameter Configuration
256-Mbit
blocks 258:255 (parameters)
blocks 3:0 (parameters)
block 254 (main)
block 4 (main)
block 253 (main)
block 5 (main)
block 252 (main)
block 6 (main)
128-Mbit
blocks 130:127 (parameters)
blocks 3:0 (parameters)
block 126 (main)
block 4 (main)
block 125 (main)
block 5 (main)
block 124 (main)
block 6 (main)
64-Mbit
blocks 66:63 (parameters)
blocks 3:0 (parameters)
block 62 (main)
block 4 (main)
block 61 (main)
block 5 (main)
block 60 (main)
block 6 (main)
Note:
The 512-Mbit and 1-Gbit devices will have multiple Selectable OTP Areas depending on
the number of 256-Mbit dies in the stack and the placement of the parameter blocks.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PF500A-360 | KPT SERIES |
| PF1000A | PFHC module 500W, 1000W |
| PF1000A-360 | PFHC module 500W, 1000W |
| PF5102 | N-Channel Switch |
| PF5103 | N-Channel Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PF48F4P0ZB00 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0ZBQ0 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0ZT00 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0ZTQ0 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F5000M0Y1BEA | 制造商:Micron Technology Inc 功能描述:512BA/0S SCSP 1.8 X16D HF B1 ADMUX - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。