- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369995 > PF48F4P0VTQ0 (Intel Corp.) Intel StrataFlash Embedded Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | PF48F4P0VTQ0 |
| 廠商： | Intel Corp. |
| 英文描述： | Intel StrataFlash Embedded Memory |
| 中文描述： | 英特爾StrataFlash嵌入式存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 66/102頁(yè) |
| 文件大?。?/td> | 1609K |
| 代理商： | PF48F4P0VTQ0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)
1-Gbit P30 Family
April 2005
66
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
Datasheet
When a programming operation is executing, issuing the Program Suspend command requests the
WSM to suspend the programming algorithm at predetermined points. The device continues to
output Status Register data after the Program Suspend command is issued. Programming is
suspended when Status Register bits SR[7,2] are set. Suspend latency is specified in
Section 7.5,
“Program and Erase Characteristics” on page 45
.
To read data from the device, the Read Array command must be issued. Read Array, Read Status
Register, Read Device Identifier, CFI Query, and Program Resume are valid commands during a
program suspend.
During a program suspend, deasserting CE# places the device in standby, reducing active current.
V
PP
must remain at its programming level, and WP# must remain unchanged while in program
suspend. If RST# is asserted, the device is reset.
11.5
Program Resume
The Resume command instructs the device to continue programming, and automatically clears
Status Register bits SR[7,2]. This command can be written to any address. If error bits are set, the
Status Register should be cleared before issuing the next instruction. RST# must remain deasserted
(see
Figure 41, “Program Suspend/Resume Flowchart” on page 86
).
11.6
Program Protection
When V
PP
= V
IL
, absolute hardware write protection is provided for all device blocks. If V
PP
is at
or below V
PPLK
, programming operations halt and SR[3] is set indicating a V
PP
-level error. Block
lock registers are not affected by the voltage level on V
PP
; they may still be programmed and read,
even if V
PP
is less than V
PPLK
.
Figure 31.
Example VPP Supply Connections
Factory Programming with
V
PP
= V
PPH
Complete write/Erase Protection when
V
PP
≤
V
PPLK
VCC
VPP
VCC
VPP
Low Voltage and Factory Programming
Low-voltage Programming only
Logic Control of Device Protection
VCC
VPP
Low Voltage Programming Only
Full Device Protection Unavailable
VCC
VPP
≤
10K
V
PP
V
CC
V
CC
PROT #
V
CC
V
PP
=V
PPH
V
CC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PF500A-360 | KPT SERIES |
| PF1000A | PFHC module 500W, 1000W |
| PF1000A-360 | PFHC module 500W, 1000W |
| PF5102 | N-Channel Switch |
| PF5103 | N-Channel Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PF48F4P0ZB00 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0ZBQ0 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0ZT00 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F4P0ZTQ0 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| PF48F5000M0Y1BEA | 制造商:Micron Technology Inc 功能描述:512BA/0S SCSP 1.8 X16D HF B1 ADMUX - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。