- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEB2445N (SIEMENS AG) LTM4600 Evaluation Kit PDF資料下載
參數(shù)資料
| 型號(hào)： | PEB2445N |
| 廠商： | SIEMENS AG |
| 英文描述： | LTM4600 Evaluation Kit |
| 中文描述： | ？多點(diǎn)交換和會(huì)議股-衰減？ |
| 文件頁數(shù)： | 33/70頁 |
| 文件大小： | 1236K |
| 代理商： | PEB2445N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
PEB 2445
Functional Description
Semiconductor Group
33
02.96
N is an user defined integer. By varying N,
t
SPH
can be varied in 2048-kHz clock period
steps. For an example using N = 2 refer to
figure 14
.
Figure 14
SP Duration for N = 2
Primary Access Configuration
A logical 0 in the
CFS
bit of the configuration register selects the PEB 2445 for primary
access applications. In this case the MUSAC-A is an interface device connecting a
standard PCM interface (system interface) with another PCM interface e.g. an
intermediate interface for connections to primary loops (synchronous interface). For both
a serial interface is provided.
The synchronous 2048-kbit/s interface consists of four input and four output lines with a
bit rate of 2048-kbit/s. This interface can be used to connect the PEB 2445 to up to four
primary trunk lines via coding/decoding devices with frame alignment function
(e.g. PEB 2035 ACFA) and line transceivers with clock and data recovery
(e.g. PEB 2235 IPAT) and to signaling processors (e.g. the SAB 82520 HSCC).
The system interface is not confined to one data rate but can operate at the full choice
of the PEB 2445 data rates: 2048, 4096 and 8192 kbit/s. A clock shift in a range of
7 1/2 clock steps with half clock step resolution may be programmed independently for
inputs and outputs.
The frame for all input- and output lines starts with the rising edge of the SP signal.
In the primary access mode the signals TSC0, TSC1, TSC2 and TSC3 indicate when the
associated system interface output is valid. The signal DCL supplies a 2-MHz clock
which can be used for other devices at the synchronous interface, e.g. the High Level
Serial Communication Controller HSCC (SAB 82520).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB2447 | Memory Time Switch Extended Large MTSXL |
| PEB2447H | Memory Time Switch Extended Large MTSXL |
| PEB2466 | Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC |
| PEB2466-HV1.2 | Four Channel Codec Filter with PCM- and m-Controller Interface SICOFI4-mC |
| PEB24902 | Quad ISDN Echocancellation Circuit Analogue Front End Quad IEC AFE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB2445-N | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Multipoint Switching and Conferencing Unit - Attenuation MUSAC-A |
| PEB2445P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM， Other/Special/Miscellaneous |
| PEB2447 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Memory Time Switch Extended Large MTSXL |
| PEB2447H | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Memory Time Switch Extended Large MTSXL |
| PEB2447HV1.2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。