- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369960 > PDI1394L21BE (NXP SEMICONDUCTORS) 1394 full duplex AV link layer controller PDF資料下載
參數(shù)資料
| 型號： | PDI1394L21BE |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1394 full duplex AV link layer controller |
| 中文描述： | 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, SOT-407-1, LQFP-100 |
| 文件頁數(shù)： | 27/42頁 |
| 文件大小： | 233K |
| 代理商： | PDI1394L21BE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary data
PDI1394P23
2-port/1-port 400 Mbps physical layer interface
2001 Sep 06
27
SV01758
LR0
LR1
LR2
LR3
LR(n–2)
LR(n–1)
Figure 14.
LREQ Request Stream
18.1
To request access to the bus, to read or write a PHY register, or to
control arbitration acceleration, the LLC sends a serial bit stream on
the LREQ terminal as shown in Figure 14.
LLC service request
The length of the stream will vary depending on the type of request
as shown in Table 11.
Table 11. Request Stream Bit Length
REQUEST TYPE
NUMBER OF BITS
Bus request
7 or 8
Read register request
9
Write register request
17
Acceleration control request
6
Regardless of the type of request, a start bit of 1 is required at the
beginning of the stream, and a stop bit of 0 is required at the end of
the stream. The second through fourth bits of the request stream
indicate the type of the request. In the descriptions below, bit 0 is the
most significant, and is transmitted first in the request bit stream.
The LREQ terminal is normally low.
Encoding for the request type is shown in Table 12.
Table 12. Request Type Encoding
LR1–LR3
NAME
DESCRIPTION
000
ImmReq
Immediate bus request. Upon
detection of idle, the PHY takes
control of the bus immediately
without arbitration
001
IsoReq
Isochronous bus request. Upon
detection of idle, the PHY arbitrates
for the bus without waiting for a
subaction gap.
010
PriReq
Priority bus request. The PHY
arbitrates for the bus after a
subaction gap, ignores the fair
protocol.
011
FairReq
Fair bus request. The PHY
arbitrates for the bus after a
subaction gap, follows the fair
protocol
100
RdReg
The PHY returns the specified
register contents through a status
transfer.
101
WrReg
Write to the specified register.
110
AccelCtl
Enable or disable asynchronous
arbitration acceleration.
Reserved.
111
Reserved
For a bus request the length of the LREQ bit stream is 7 or 8 bits, as
shown in Table 13.
Table 13. Bus Request
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Indicates the beginning of the transfer
(always 1).
Indicates the type of bus request. See
Table 12.
Indicates the speed at which the PHY
will send the data for this request. See
Table 14 for the encoding of this field.
1–3
Request Type
4–6
Request Speed
7
Stop Bit
Indicates the end of the transfer
(always 0). If bit 6 is 0, this bit may be
omitted.
The 3-bit request speed field used in bus requests is shown in
Table 14.
Table 14. Bus Request Speed Encoding
LR4–LR6
DATA RATE
000
S100
010
S200
100
S400
All others
Invalid
NOTE:
The PDI1394P23 will accept a bus request with an invalid speed
code and process the bus request normally. However, during packet
transmission for such a request, the PDI1394P23 will ignore any
data presented by the LLC and will transmit a null packet.
For a read register request, the length of the LREQ bit stream is
9 bits as shown in Table 15.
Table 15. Read Register Request
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Indicates the beginning of the transfer
(always 1).
A 100 indicating this is a read register
request.
Identifies the address of the PHY register
to be read.
Indicates the end of the transfer
(always 0).
1–3
Request Type
4–7
Address
8
Stop Bit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI1394L21BP | 1394 full duplex AV link layer controller |
| PDL-TTL-7-1 | Programmable Delay Line |
| PDL-TTL-7-14 | Programmable Delay Line |
| PDL-TTL-7-15 | Programmable Delay Line |
| PDL-TTL-7-2 | Programmable Delay Line |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394L21BP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 full duplex AV link layer controller |
| PDI1394L40 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 enhanced AV link layer controller |
| PDI1394L40BE | 制造商:NXP Semiconductors 功能描述:1 CHANNEL(S), 400M BPS, SERIAL COMM CONTROLLER, PQFP144 |
| PDI1394L40BE,518 | 功能描述:視頻 IC 1394 A/V LINK LAYER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| PDI1394L40BE,551 | 制造商:NXP Semiconductors 功能描述:1394 A/V LINK LAYER - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。