- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367799 > PC745BVZFU400LD MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | PC745BVZFU400LD |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| 中文描述： | 微處理器| 32位|的CMOS | BGA封裝| 255PIN |塑料 |
| 文件頁數(shù)： | 33/48頁 |
| 文件大?。?/td> | 276K |
| 代理商： | PC745BVZFU400LD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
PC755B/745B
33/48
4.2.5. IEEE 1149.1 AC Timing Specifications
4.2.5.1. Timing Specifications
Table 15 provides the IEEE 1149.1 (JTAG) AC timing specifications as defined in Figure 18, Figure 19, Figure 20, and Figure 21.
Table 15. JTAG AC Timing Specifications (Independent of SYSCLK)1
At recommended operating conditions (See Table 5 )
Parameter
Symbol
Min
Max
Unit
Notes
TCK frequency of operation
fTCLK
0
33.3
MHz
TCK cycle time
tTCLK
30
—
ns
TCK clock pulse width measured at 1.4V
tJHJL
15
—
ns
TCK rise and fall times
tJR & tJF
0
2
ns
TRST assert time
tTRST
25
—
ns
2
Input Setup Times:
Boundary-scan data
TMS, TDI
tDVJH
t
IVJH
4
0
—
—
ns
3
Input Hold Times:
Boundary-scan data
TMS, TDI
tDXJH
tIXJH
15
12
—
—
ns
3
Valid Times:
Boundary-scan data
TDO
tJLDV
t
JLOV
—
—
4
4
ns
4
Output Hold Times:
Boundary-scan data
TDO
tJLDH
tJLOH
20
12
—
—
ns
4
TCK to output high impedance:
Boundary-scan data
TDO
t
JLDZ
tJLOZ
3
3
19
9
ns
4,5
Notes:
1. All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal
in question. The output timings are measured at the pins. All output timings assume a purely resistive 50 ohm
load (See Figure 18 ). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
3. Non-JTAG signal input timing with respect to TCK.
4. Non-JTAG signal output timing with respect to TCK.
5. Guaranteed by design and characterization.
Figure 18 provides the AC test load for TDO and the boundary-scan outputs of the PC755B.
OUTPUT
OVdd/2
RL = 50
Z0 = 50
Figure 18 : ALTERNATE AC Test Load for the JTAG Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC755BMZFU300LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BMZFU350LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BMZFU400LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BVZFU300LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755 | PowerPC 755/745 RISC Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC74631-1 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| PC74HC00D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate |
| PC74HC04T | 制造商:NXP Semiconductors 功能描述: |
| PC74HC08N | 制造商:NXP Semiconductors 功能描述:74HC08N |
| PC74HC244T | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。