- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369948 > PC28F640J3A-115 (Intel Corp.) Intel StrataFlash Memory (J3) PDF資料下載
參數(shù)資料
| 型號： | PC28F640J3A-115 |
| 廠商： | Intel Corp. |
| 英文描述： | Intel StrataFlash Memory (J3) |
| 中文描述： | 英特爾StrataFlash存儲器（J3） |
| 文件頁數(shù)： | 16/72頁 |
| 文件大小： | 905K |
| 代理商： | PC28F640J3A-115 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
256-Mbit J3 (x8/x16)
16
Datasheet
4.4
Signal Descriptions
Table 3
describes active signals used.
Table 3. Signal Descriptions (Sheet 1 of 2)
Symbol
Type
Name and Function
A0
Input
BYTE-SELECT ADDRESS:
Selects between high and low byte when the device is in x8 mode.
This address is latched during a x8 program cycle. Not used in x16 mode (i.e., the A0 input buffer
is turned off when BYTE# is high).
A[MAX:1]
Input
ADDRESS INPUTS:
Inputs for addresses during read and program operations. Addresses are
internally latched during a program cycle.
32-Mbit: A[21:0]
64-Mbit: A[22:0]
128-Mbit: A[23:0]
256-Mbit: A[24:0]
D[7:0]
Input/Output
LOW-BYTE DATA BUS:
Inputs data during buffer writes and programming, and inputs
commands during CUI writes. Outputs array, CFI, identifier, or status data in the appropriate read
mode. Data is internally latched during write operations.
D[15:8]
Input/Output
HIGH-BYTE DATA BUS:
Inputs data during x16 buffer writes and programming operations.
Outputs array, CFI, or identifier data in the appropriate read mode; not used for Status Register
reads. Data is internally latched during write operations in x16 mode. D[15-8] float in x8 mode
CE0,
CE1,
CE2
Input
CHIP ENABLES:
Activates the device’s control logic, input buffers, decoders, and sense
amplifiers. When the device is de-selected (see
Table 13 on page 33
), power reduces to standby
levels.
All timing specifications are the same for these three signals. Device selection occurs with the
first edge of CE0, CE1, or CE2 that enables the device. Device deselection occurs with the first
edge of CE0, CE1, or CE2 that disables the device (see
Table 13 on page 33
).
RP#
Input
RESET/ POWER-DOWN:
RP#-low resets internal automation and puts the device in power-
down mode. RP#-high enables normal operation. Exit from reset sets the device to read array
mode. When driven low, RP# inhibits write operations which provides data protection during
power transitions.
OE#
Input
OUTPUT ENABLE:
Activates the device’s outputs through the data buffers during a read cycle.
OE# is active low.
WE#
Input
WRITE ENABLE:
Controls writes to the CUI, the Write Buffer, and array blocks. WE# is active
low. Addresses and data are latched on the rising edge of WE#.
STS
Open Drain
Output
STATUS:
Indicates the status of the internal state machine. When configured in level mode
(default), it acts as a RY/BY# signal. When configured in one of its pulse modes, it can pulse to
indicate program and/or erase completion. For alternate configurations of the STATUS signal,
see the Configurations command. STS is to be tied to VCCQ with a pull-up resistor.
BYTE#
Input
BYTE ENABLE:
BYTE#-low places the device in x8 mode; data is input or output on D[7:0],
while D[15:8] is placed in High-Z. Address A0 selects between the high and low byte. BYTE#-
high places the device in x16 mode, and turns off the A0 input buffer. Address A1 becomes the
lowest-order address bit.
VPEN
Input
ERASE / PROGRAM / BLOCK LOCK ENABLE:
For erasing array blocks, programming data, or
configuring lock-bits.
With V
PEN
≤
V
PENLK
, memory contents cannot be altered.
VCC
Power
CORE POWER SUPPLY: Core (logic) source voltage. Writes to the flash array are inhibited
when
V
CC
≤
V
LKO
. Device operation at invalid Vcc voltages should not be attempted.
VCCQ
Power
I/O POWER SUPPLY:
I/O Output-driver source voltage. This ball can be tied to V
CC
.
相關PDF資料 |
PDF描述 |
|---|---|
| PC28F256J3A-115 | Intel StrataFlash Memory (J3) |
| PC28F256J3A-120 | Intel StrataFlash Memory (J3) |
| PC28F128J3A-150 | KPTC 32C 32#20 SKT PLUG |
| PC74HCT4002 | Dual 4-input NOR Gate |
| PCA24S08 | 1024 ?8-bit CMOS EEPROM with access protection |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PC28F640J3A-120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F640J3A-125 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F640J3A-150 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F640J3C-110 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Memory (J3) |
| PC28F640J3C115 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。