- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄96115 > PACVGA201QR (ON SEMICONDUCTOR) SPECIALTY ANALOG CIRCUIT, PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | PACVGA201QR |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO16 |
| 封裝： | ROHS COMPLAINT, QSOP-16 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 93K |
| 代理商： | PACVGA201QR |
PACVGA201
Rev. 3 | Page 3 of 8 | www.onsemi.com
Ordering Information
PART NUMBERING INFORMATION
Pins
Package
Ordering Part Number
1
Part Marking
16
QSOP
PACVGA201QR
PACVGA 201QR
Note 1: Parts are shipped in Tape & Reel form unless otherwise specified.
PIN DESCRIPTIONS
Pins(s)
NAME
DESCRIPTION
1
V
CC3
V
CC3 supply pin. This is an isolated supply input for the two sync buffers and SD1 and SD2
ESD protection circuits.
2
V
CC1
V
CC1 supply pin. This is an isolated supply pin for the VIDEO_1, VIDEO_2 and VIDEO_3 ESD
protection circuits.
3
VIDEO_1
Video signal ESD protection channel. This pin is typically tied one of the video lines between
the VGA controller device and the video connector.
4
VIDEO_2
Video signal ESD protection channel. This pin is typically tied one of the video lines between
the VGA controller device and the video connector.
5
VIDEO_3
Video signal ESD protection channel. This pin is typically tied one of the video lines between
the VGA controller device and the video connector.
6
GND
Ground reference supply pin.
7
PWR_UP
Enables the sync buffers when high. When PWR_UP is low the sync outputs are forced low
and the inputs can be floated.
8
V
CC2
V
CC2 supply pin. This is an isolated supply pin for the DDC_OUT1 and DDC_OUT2 ESD
protection circuits. Internally, V
CC2 is derived from the VCC3 input if the VCC2 input is not
connected to a supply voltage.
9
DDC_OUT1
DDC_OUT1 ESD protection channel.
10
DDC_OUT2
DDC_OUT2 ESD protection channel
11
SYNC_IN1
Sync signal buffer input. Connects to the VGA Controller side of one of the sync lines.
12
SYNC_OUT1
Sync signal buffer output. Connects to the video connector side of one of the sync lines.
13
SYNC_IN2
Sync signal buffer input. Connects to the VGA Controller side of one of the sync lines.
14
SYNC_OUT2
Sync signal buffer output. Connects to the video connector side of one of the sync lines.
15
SD1
ESD protection channel input.
16
SD2
ESD protection channel input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PALS400-2482G | 2-OUTPUT 400 W AC-DC PWR FACTOR CORR MODULE |
| PB1506PFC | 2-OUTPUT 600 W AC-DC PWR FACTOR CORR MODULE |
| PB3010 | FIBER OPTIC TRANSCEIVER, 1300-1310nm, THROUGH HOLE MOUNT, FC/APC CONNECTOR |
| PB58CE | SPECIALTY ANALOG CIRCUIT, MBFM8 |
| PBD3517/1N | STEPPER MOTOR CONTROLLER, 0.5 A, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PACVGA203 | 制造商:CALMIRCO 制造商全稱:California Micro Devices Corp 功能描述:VGA Port Companion Circuit |
| PACVGA203Q | 制造商:CALMIRCO 制造商全稱:California Micro Devices Corp 功能描述:VGA Port Companion Circuit |
| PACVGA203QR | 制造商:CALMIRCO 制造商全稱:California Micro Devices Corp 功能描述:VGA Port Companion Circuit |
| PACZIG1284 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PActive? IEEE 1284 Parallel Port ESD/EMI/Termination Network. |
| PACZIG128402Q | 制造商:CALMIRCO 制造商全稱:California Micro Devices Corp 功能描述:IEEE 1284 Parallel Port ESD/EMI/Eermination network |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。