參數(shù)資料
型號(hào): P89CE558EFB
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: Single-chip 8-bit microcontroller
中文描述: FLASH, 8 MHz, MICROCONTROLLER, PQFP80
文件頁數(shù): 66/72頁
文件大小: 721K
代理商: P89CE558EFB
Philips Semiconductors
Preliminary specification
P83CE558/P80CE558/P89CE558
Single-chip 8-bit microcontroller
1996 Aug 06
66
AC ELECTRICAL CHARACTERISTICS
(Continued)
SYMBOL
PARAMETER
Standard-mode
I
2
C-bus
Fast-mode
I
2
C-bus
UNIT
MIN
MAX
MIN
MAX
I
2
C Interface timing (refer to Figure 63)
f
SCL
SCL clock frequency
0
100
0
400
kHz
t
BUF
Bus free time between a STOP and START condition
4.7
1.3
μ
s
t
HD; STA
Hold time (repeated) START condition. After this period, the
first clock pulse is generated
4.0
0.6
μ
s
t
LOW
LOW period of the SCL clock
4.7
1.3
μ
s
t
HIGH
High period of the SCL clock
4.0
0.6
μ
s
t
SU; STA
Set-up time for a repeated START condition
4.7
0.6
μ
s
t
HD; DAT
Data hold time:
for CBUS competible masters (see Section 9, Notes 1, 3)
for I
2
C-bus devices
5.0
0
1
0
1
0.9
2
μ
s
t
SU; DAT
Data set-up time
250
100
3
ns
t
FD
, t
FC
Rise time of both SDA and SCL signals
1000
20 +
0.1C
b4
300
ns
t
FD
, t
FC
Fall time of both SDA and SCL signals
300
20 +
0.1C
b4
300
ns
t
SU
;
STO
Set-up time for STOP condition
4.0
0.6
μ
s
C
b
Capacitive load for each bus line
400
400
pF
t
SP
Pulse width of spikes which must be suppressed by the input
filter
All values referred to V
IH
and V
IL max
levels.
NOTES:
1.
A device must internally provide a hold time of at least 300 ns from the SDA signal (referred to the V
IH min
of the SCL signal) in order to
bridge the undefined region of the falling edge of SCL.
2.
The maximum t
HD,DAT
has only to be met if the device does not stretch the LOW period (t
LOW
) of the SCL signal.
3.
A fast-mode I
2
C-bus device can be used in a standard-mode I
2
C-bus system, but the requirement t
SU,DAT
> 250 ns must then be met. This
will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period
of the SCL signal, it must output the next data bit to the SDA line t
Rmax
+ t
SU,DAT
= 1000 + 250 = 1250 ns (according to the standard-mode
I
2
C-bus specification) before the SCL line is released.
4.
C
b
= total capacitance of one bus line in pF.
0
50
ns
Table 46.
External clock drive XTAL1 (refer to Figure 57)
SYMBOL
PARAMETER
VARIABLE CLOCK
f
CLK
= 3.5 to 16 MHz
UNIT
MIN
MAX
t
CLK
XTAL1 Period
63
286
ns
t
CLKH
XTAL1 HIGH time
20
ns
t
CLKL
XTAL1 LOW time
20
ns
t
CLKR
XTAL1 rise time
20
ns
t
CLKF
t
CYC 1)
NOTE:
1.
XTAL1 fall time
20
ns
Controller cycle time
0.75
3.4
μ
s
t
CYC
= 12 f
CLK
相關(guān)PDF資料
PDF描述
P80CE558 Single-chip 8-bit microcontroller(8位單片微控制器)
P80CE558EBB Single-chip 8-bit microcontroller
P80CE558EFB Single-chip 8-bit microcontroller
P89LPC901 8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
P89LPC901FD 8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P89CV51RB2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 64 kB flash microcontroller with 1 kB RAM, SPI, 6-clock CPU with 6/12-clock peripherals
P89CV51RB2_09 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 64 kB flash microcontroller with 1 kB RAM, SPI, 6-clock CPU with 6/12-clock peripherals
P89CV51RB2BBC,557 制造商:NXP Semiconductors 功能描述:
P89CV51RB2FA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 64 kB flash microcontroller with 1 kB RAM, SPI, 6-clock CPU with 6/12-clock peripherals
P89CV51RB2FA,512 功能描述:8位微控制器 -MCU 80C51 16K FL / 512 R RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT