參數(shù)資料
型號: P80CE560
廠商: NXP Semiconductors N.V.
元件分類: 8位微控制器
英文描述: 8-BIT SINGLE CHIP MICROCONTROLLERS
中文描述: 8位單晶片微控制器
文件頁數(shù): 35/84頁
文件大?。?/td> 441K
代理商: P80CE560
1997 Aug 01
35
Philips Semiconductors
Product specification
8-bit microcontroller
P8xCE560
Table 46
Serial Control Register (address D8H)
Table 47
Description of S1CON bits
7
6
5
4
3
2
1
0
CR2
ENS1
STA
STO
SI
AA
CR1
CR0
BIT
SYMBOL
DESCRIPTION
7
6
CR2
ENS1
Clock rate bit 2, see Table 48.
Enable serial I/O
. ENS1 = 0: serial I/O disabled and reset. SDA and SCL outputs are high-Z.
ENS1 = 1: serial I/O enabled.
START flag.
When this bit is set in slave mode, the hardware checks the I
2
C-bus and generates
a START condition if the bus is free or after the bus becomes free. If the device operates in
master mode it will generate a repeated START condition.
STOP flag
. If this bit is set in a master mode a STOP condition is generated. A STOP condition
detected on the I
2
C-bus clears this bit. This bit may also be set in slave mode in order to recover
from an error condition. In this case no STOP condition is generated to the I
2
C-bus, but the hard
ware releases the SDA and SCL lines and switches to the not selected receiver mode. The
STOP flag is cleared by the hardware.
Serial Interrupt flag.
This flag is set and an interrupt request is generated, after any of the
following events occur:
A START condition is generated in master mode.
The own slave address has been received during AA = 1.
The general call address has been received while GC (bit S1ADR.0) and AA = 1.
A data byte has been received or transmitted in master mode (even if arbitration is lost).
A data byte has been received or transmitted as selected slave.
A STOP or START condition is received as selected slave receiver or transmitter.
While the SI flag is set, SCL remains LOW and the serial transfer is suspended. SI must be
reset by software.
Assert Acknowledge flag.
When this bit is set, an acknowledge is returned after any one of the
following conditions:
Own slave address is received.
General call address is received; GC (bit S1ADR.0) = 1.
A data byte is received, while the device is programmed to be a master receiver.
A data byte is received. while the device is a selected slave receiver.
When the bit is reset, no acknowledge is returned. Consequently, no interrupt is requested when
the own address or general call address is received.
Clock rate bits 1 and 0; see Table 48.
5
STA
4
STO
3
SI
2
AA
1
0
CR1
CR0
相關PDF資料
PDF描述
P87CE560EFB BATTERY CHG UNIV 12VDC @ 500MA
P83CE560 8-BIT SINGLE CHIP MICROCONTROLLERS
P87CE560 8-BIT SINGLE CHIP MICROCONTROLLERS
P80CE560EFB 8-BIT MICROCONTROLLER
P83CE560EFB NPN Silicon Power Transistor, TO-220F-3SL
相關代理商/技術參數(shù)
參數(shù)描述
P80CE560EFB 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller
P80CE562EHA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller
P80CE598 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P80CE598FFB 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P80CE598FFB/00,518 功能描述:8位微控制器 -MCU 8B MCU ON-CHIP CAN RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT