參數(shù)資料
型號： ORT82G5-3FN680C
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 93/119頁
文件大小： 0K
描述： IC TRANCEIVERS FPSC 680FPBGA
產(chǎn)品變化通告： Product Discontinuation 01/Aug/2011
標準包裝： 24
系列： *
Lattice Semiconductor
ORCA ORT42G5 and ORT82G5 Data Sheet
75
Absolute Maximum Ratings
Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are abso-
lute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess
of those given in the operations sections of this data sheet. Exposure to absolute maximum ratings for extended
periods can adversely affect device reliability.
The ORCA Series 4 FPSCs include circuitry designed to protect the chips from damaging substrate injection cur-
rents and to prevent accumulations of static charge. Nevertheless, conventional precautions should be observed
during storage, handling, and use to avoid exposure to excessive electrical stress.
Recommended Operating Conditions
SERDES Electrical and Timing Characteristics
Table 31. Absolute Maximum Ratings
Parameter
Symbol
Min.
Max.
Unit
Storage Temperature
TSTG
– 65
150
°C
Power Supply Voltage with Respect to Ground
VDD33
– 0.3
4.2
V
VDDIO
– 0.3
4.2
V
VDD15, VDD_ANA,
VDDGB
—
2.0
V
Input Signal with Respect to Ground
VIN
VSS – 0.3
VDDIO + 0.3
V
Signal Applied to High-impedance Output
—
VSS – 0.3
VDDIO + 0.3
V
Maximum Package Body (Soldering) Temperature
—
220
°C
Parameter
Symbol
Min.
Max.
Unit
Power Supply Voltage with Respect to Ground
1
VDD33
3.0
3.6
V
VDD15
1.425
1.575
V
Input Voltages
VIN
VSS – 0.3
VDDIO + 0.3
V
Junction Temperature
TJ
– 40
125
°C
SERDES Supply Voltage
VDD_ANA, VDDGB
1.425
1.575
V
SERDES CML I/O Supply Voltage
VDDIB, VDDOB
1.425
1.89
V
1. For FPGA Recommended Operating Conditions and Electrical Characteristics, see the Recommended Operating Conditions and Electri-
cal Characteristics tables in the ORCA Series 4 FPGA data sheet (OR4E04) and the ORCA Series 4 I/O Buffer Technical Note. FPSC
Standby Currents (IDDSB15 and IDDSB33) are tested with the Embedded Core in the powered down state.
Parameter
Conditions
Max.
1
Units
ORT82G5 Power
Dissipation
SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 1.25 Gbit/s
195
mW
SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 2.50 Gbit/s
210
mW
SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 3.125 Gbit/s
225
mW
8b/10b Encoder/Decoder (per Channel)
50
mW
ORT42G5 Power
Dissipation
SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 1.25 Gbit/s
265
mW
SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 2.50 Gbit/s
275
mW
SERDES, MUX/DEMUX, Align FIFO and I/O (per channel), 3.125 Gbit/s
295
mW
8b/10b Encoder/Decoder (per Channel)
50
mW
1. With all channels operating, 1.575V supply.
相關PDF資料
PDF描述
PIC32MX775F512H-80I/MR IC MCU 32BIT 512KB FLASH 64QFN
VI-J4H-IW-F1 CONVERTER MOD DC/DC 52V 100W
PIC18F4682-I/PT IC PIC MCU FLASH 40KX16 44TQFP
ORSO82G5-1FN680I IC TRANCEIVERS FPSC 680FPBGA
PIC32MX775F256L-80I/PT IC MCU 32BIT 256K FLASH 100TQFP
相關代理商/技術參數(shù)
參數(shù)描述
ORT82G5-3FN680C1 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT82G5-FPSC-EV 功能描述:可編程邏輯 IC 開發(fā)工具 Ev Eval Brd RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
ORT82G5-G2-PAC-EV 功能描述:可編程邏輯 IC 開發(fā)工具 ORT82G5 ispGDX256 is pPAC PwrMgr 1208 BC RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
ORT8850 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mbits/s Backplane Transceiver
ORT8850-FPSC-EV 功能描述:可編程邏輯 IC 開發(fā)工具 ORCA ORT8850 FPSC Eval Brd RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*