- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄268233 > OR2T04A5J160-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 100 CLBS, 4800 GATES, PQFP160 PDF資料下載
參數(shù)資料
| 型號： | OR2T04A5J160-DB |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 100 CLBS, 4800 GATES, PQFP160 |
| 封裝： | QFP-160 |
| 文件頁數(shù)： | 147/196頁 |
| 文件大?。?/td> | 3475K |
| 代理商： | OR2T04A5J160-DB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁當前第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
54
Lattice Semiconductor
Data Sheet
ORCA Series 2 FPGAs
January 2003
Special Function Blocks
Special function blocks in the Series 2 provide extra
capabilities beyond general FPGA operation. These
blocks reside in the corners of the FPGA array.
Single Function Blocks
Most of the special function blocks perform a specic
dedicated function. These functions are data/congura-
tion readback control, global 3-state control (TS_ALL),
internal oscillator generation, global set/reset (GSRN),
and start-up logic.
Readback Logic
The readback logic is located in the upper right corner
of the FPGA.
Readback is used to read back the conguration data
and, optionally, the state of the PFU outputs. A read-
back operation can be done while the FPGA is in nor-
mal system operation. The readback operation cannot
be daisy-chained. To use readback, the user selects
options in the bit stream generator in the ORCA
Foundry Development System.
Table 11 provides readback options selected in the bit
stream generator tool. The table provides the number
of times that the conguration data can be read back.
This is intended primarily to give the user control over
the security of the FPGA’s conguration program. The
user can prohibit readback (0), allow a single readback
(1), or allow unrestricted readback (U).
Table 11. Readback Options
The pins used for readback are readback data
(RD_DATA), read conguration (RD_CFG), and congu-
ration clock (CCLK). A readback operation is initiated
by a high-to-low transition on RD_CFG. The RD_CFG
input must remain low during the readback operation.
The readback operation can be restarted at frame 0 by
driving the RD_CFG pin high, applying at least two ris-
ing edges of CCLK, and then driving RD_CFG low
again. One bit of data is shifted out on RD_DATA at the
rising edge of CCLK. The rst start bit of the readback
frame is transmitted out several cycles after the rst ris-
48, Readback Timing Characteristics in the Timing
Characteristics section).
It should be noted that the RD_DATA output pin is also
used as the dedicated boundary-scan output pin, TDO.
If this pin is being used as TDO, the RD_DATA output
from readback can be routed internally to any other pin
desired. The RD_CFG input pin is also used to control
the global 3-state (TS_ALL) function. Before and during
conguration, the TS_ALL signal is always driven by
the RD_CFG input and readback is disabled. After con-
guration, the selection as to whether this input drives
the readback or global 3-state function is determined
by a set of bit stream options. If used as the RD_CFG
input for readback, the internal TS_ALL input can be
routed internally to be driven by any input pin.
The readback frame contains the conguration data
and the state of the internal logic. During readback, the
value of all ve PFU outputs can be captured. The fol-
lowing options are allowed when doing a capture of the
PFU outputs.
1. Do not capture data (the data written to the capture
RAMs, usually 0, will be read back).
2. Capture data upon entering readback.
3. Capture data based upon a congurable signal
internal to the FPGA. If this signal is tied to
logic 0, capture RAMs are written continuously.
4. Capture data on either options 2 or 3 above.
The readback frame has a similar, but not identical, for-
mat to the conguration frame. This eases a bitwise
comparison between the conguration and readback
data. The readback data is not inverted. Every data
frame has one low start bit and one high stop bit. The
preamble, including the length count eld, is not part of
the readback frame. The readback frame contains
states in locations not used in the conguration. These
locations need to be masked out when comparing the
conguration and readback frames. The development
system optionally provides a readback bit stream to
compare to readback from the FPGA. Also note that if
any of the LUTs are used as RAM and new data is writ-
ten to them, these bits will not have the same values as
the original conguration data frame either.
Option
Function
0
Prohibit Readback
1
Allow One Readback Only
U
Allow Unrestricted Number of Readbacks
相關PDF資料 |
PDF描述 |
|---|---|
| OR2T04A5M84-D | FPGA, 100 CLBS, 4800 GATES, PQCC84 |
| OR2C26A3BA352I-DB | FPGA, 576 CLBS, 27600 GATES, PBGA352 |
| OR2C26A3BC432I-DB | FPGA, 576 CLBS, 27600 GATES, PBGA432 |
| OR2C26A4BA352-DB | FPGA, 576 CLBS, 27600 GATES, PBGA352 |
| OR2C26A4BC432-DB | FPGA, 576 CLBS, 27600 GATES, PBGA432 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR2T04A-5J160I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| OR2T04A-5J208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| OR2T04A-5J208I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| OR2T04A-5J84 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
| OR2T04A-5J84I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays |
發(fā)布緊急采購，3分鐘左右您將得到回復。