參數(shù)資料
型號: OR2T04A5J160-DB
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: FPGA
英文描述: FPGA, 100 CLBS, 4800 GATES, PQFP160
封裝: QFP-160
文件頁數(shù): 109/196頁
文件大?。?/td> 3475K
代理商: OR2T04A5J160-DB
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁當(dāng)前第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
Data Sheet
ORCA Series 2 FPGAs
January 2003
2
Lattice Semiconductor
Table of Contents
Contents
Page
Contents
Page
Features .....................................................................1
Description ................................................................3
ORCA Foundry Development System Overview .......7
Architecture ...............................................................7
Programmable Logic Cells ........................................7
Programmable Function Unit .................................7
Look-Up Table Operating Modes ..........................9
Latches/Flip-Flops ...............................................17
PLC Routing Resources ......................................19
PLC Architectural Description .............................24
Programmable Input/Output Cells ...........................27
Inputs ...................................................................27
Outputs ................................................................28
5 V Tolerant I/O (OR2TxxB) .................................29
PCI Compliant I/O ................................................29
PIC Routing Resources .......................................30
PIC Architectural Description ..............................31
PLC-PIC Routing Resources ...............................32
Interquad Routing ....................................................34
Subquad Routing (OR2C40A/OR2T40A Only) ....36
PIC Interquad (MID) Routing ...............................38
Programmable Corner Cells ....................................39
Programmable Routing .......................................39
Special-Purpose Functions .................................39
Clock Distribution Network ....................................... 39
Primary Clock ......................................................39
Secondary Clock .................................................40
Selecting Clock Input Pins ..................................41
FPGA States of Operation .......................................42
Initialization ..........................................................42
Configuration .......................................................43
Start-Up ...............................................................44
Reconfiguration ...................................................44
Partial Reconfiguration ........................................45
Other Configuration Options ...............................45
Configuration Data Format ......................................45
Using ORCA Foundry to Generate
Configuration RAM Data ...................................46
Configuration Data Frame ...................................46
Bit Stream Error Checking .......................................49
FPGA Configuration Modes .....................................49
Master Parallel Mode ...........................................49
Master Serial Mode .............................................50
Asynchronous Peripheral Mode .......................... 51
Synchronous Peripheral Mode ............................51
Slave Serial Mode ................................................52
Slave Parallel Mode .............................................52
Daisy Chain .........................................................53
Special Function Blocks ..........................................54
Single Function Blocks ........................................54
Boundary Scan ....................................................56
Boundary-Scan Instructions ................................ 57
ORCA Boundary-Scan Circuitry ..........................58
ORCA Timing Characteristics .................................62
Estimating Power Dissipation ..................................63
OR2CxxA .............................................................63
OR2TxxA ..............................................................65
OR2T15B and OR2T40B .....................................67
Pin Information .........................................................68
Pin Descriptions ...................................................68
Package Compatibility .........................................70
Compatibility with Series 3 FPGAs .......................72
Package Thermal Characteristics .........................128
Theta JA .............................................................128
Theta JC ............................................................128
Theta JB .............................................................128
Package Coplanarity .............................................129
Package Parasitics ................................................129
Absolute Maximum Ratings ...................................131
Recommended Operating Conditions ..................131
Electrical Characteristics .......................................132
Timing Characteristics ...........................................134
Series 2 ..............................................................162
Measurement Conditions ......................................171
Output Buffer Characteristics ................................172
OR2CxxA ...........................................................172
OR2TxxA ............................................................173
OR2TxxB ............................................................174
Package Outline Drawings ....................................175
Terms and Definitions ........................................175
84-Pin PLCC ......................................................176
100-Pin TQFP .....................................................177
144-Pin TQFP .....................................................178
160-Pin QFP .......................................................179
208-Pin SQFP ....................................................180
208-Pin SQFP2 ..................................................181
240-Pin SQFP ....................................................182
240-Pin SQFP2 ..................................................183
256-Pin PBGA ....................................................184
304-Pin SQFP ....................................................185
304-Pin SQFP2 ..................................................186
352-Pin PBGA ....................................................187
432-Pin EBGA ....................................................188
Ordering Information ............................................189
相關(guān)PDF資料
PDF描述
OR2T04A5M84-D FPGA, 100 CLBS, 4800 GATES, PQCC84
OR2C26A3BA352I-DB FPGA, 576 CLBS, 27600 GATES, PBGA352
OR2C26A3BC432I-DB FPGA, 576 CLBS, 27600 GATES, PBGA432
OR2C26A4BA352-DB FPGA, 576 CLBS, 27600 GATES, PBGA352
OR2C26A4BC432-DB FPGA, 576 CLBS, 27600 GATES, PBGA432
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR2T04A-5J160I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
OR2T04A-5J208 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
OR2T04A-5J208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
OR2T04A-5J84 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
OR2T04A-5J84I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays