- 您現(xiàn)在的位置：買賣IC網 > PDF目錄224596 > NAND01GR3A2AZA6 (STMICROELECTRONICS) 128M X 8 FLASH 1.8V PROM, 15000 ns, PBGA63 PDF資料下載
參數資料
| 型號： | NAND01GR3A2AZA6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | PROM |
| 英文描述： | 128M X 8 FLASH 1.8V PROM, 15000 ns, PBGA63 |
| 封裝： | 8.50 X 15 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, TFBGA-63 |
| 文件頁數： | 20/56頁 |
| 文件大?。?/td> | 871K |
| 代理商： | NAND01GR3A2AZA6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
27/56
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
Read Status Register
The device contains a Status Register which pro-
vides information on the current or previous Pro-
gram or Erase operation. The various bits in the
Status Register convey information and errors on
the operation.
The Status Register is read by issuing the Read
Status Register command. The Status Register in-
formation is present on the output data bus (I/O0-
I/O7) on the falling edge of Chip Enable or Read
Enable, whichever occurs last. When several
memories are connected in a system, the use of
Chip Enable and Read Enable signals allows the
system to poll each device separately, even when
the Ready/Busy pins are common-wired. It is not
necessary to toggle the Chip Enable or Read En-
able signals to update the contents of the Status
Register.
After the Read Status Register command has
been issued, the device remains in Read Status
Register mode until another command is issued.
Therefore if a Read Status Register command is
issued during a Random Read cycle a new read
command must be issued to continue with a Page
Read or Sequential Row Read operation.
The Status Register bits are summarized in Table
11., Status Register Bits, . Refer to Table 11. in
conjunction with the following text descriptions.
Write Protection Bit (SR7). The Write Protection
bit can be used to identify if the device is protected
or not. If the Write Protection bit is set to ‘1’ the de-
vice is not protected and program or erase opera-
tions are allowed. If the Write Protection bit is set
to ‘0’ the device is protected and program or erase
operations are not allowed.
P/E/R Controller and Cache Ready/Busy Bit
(SR6). Status Register bit SR6 has two different
functions depending on the current operation.
During Cache Program operations SR6 acts as a
Cache Program Ready/Busy bit, which indicates
whether the Cache Register is ready to accept
new data. When SR6 is set to '0', the Cache Reg-
ister is busy and when SR6 is set to '1', the Cache
Register is ready to accept new data.
During all other operations SR6 acts as a P/E/R Con-
troller bit, which indicates whether the P/E/R Con-
troller is active or inactive. When the P/E/R
Controller bit is set to ‘0’, the P/E/R Controller is
active (device is busy); when the bit is set to ‘1’, the
P/E/R Controller is inactive (device is ready).
P/E/R Controller Bit (SR5). The Program/Erase/
Read Controller bit indicates whether the P/E/R
Controller is active or inactive. When the P/E/R
Controller bit is set to ‘0’, the P/E/R Controller is
active (device is busy); when the bit is set to ‘1’, the
P/E/R Controller is inactive (device is ready).
Cache Program Error Bit (SR1). The Cache Pro-
gram Error bit can be used to identify if the previous
page (page N-1) has been successfully pro-
gramed or not in a Cache Program operation. SR1
is set to ’1’ when the Cache Program operation
has failed to program the previous page (page N-
1) correctly. If SR1 is set to ‘0’ the operation has
completed successfully.
The Cache Program Error bit is only valid during
Cache Program operations, during other opera-
tions it is Don’t Care.
Error Bit (SR0). The Error bit is used to identify if
any errors have been detected by the P/E/R Con-
troller. The Error Bit is set to ’1’ when a program or
erase operation has failed to write the correct data
to the memory. If the Error Bit is set to ‘0’ the oper-
ation has completed successfully. The Error Bit
SR0, in a Cache Program operation, indicates a
failure on Page N.
SR4, SR3 and SR2 are Reserved.
相關PDF資料 |
PDF描述 |
|---|---|
| NAND01GR4B2BZA1F | 64M X 16 FLASH 1.8V PROM, 25000 ns, PBGA63 |
| NAND08GR4B3AZB6 | 512M X 16 FLASH 1.8V PROM, 25000 ns, PBGA63 |
| NAND256W4A2AZA6E | 16M X 16 FLASH 3V PROM, 12000 ns, PBGA55 |
| NCP303LSN41T1 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 |
| NCS6416DWG | 8-CHANNEL, VIDEO MULTIPLEXER, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| NAND01GR3A2AZA6E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16) 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND01GR3A2AZA6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16) 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND01GR3A2AZA6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16) 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND01GR3A2AZB1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16) 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND01GR3A2AZB1E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16) 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
發(fā)布緊急采購，3分鐘左右您將得到回復。