參數(shù)資料
型號: MTB50P03HDL
廠商: ON SEMICONDUCTOR
元件分類: 功率晶體管
英文描述: Power MOSFET 50 Amps, 30 Volts, Logic Level(50A, 30V, D2PAK, P溝道功率MOSFET)
中文描述: 50 A, 30 V, 0.025 ohm, P-CHANNEL, Si, POWER, MOSFET
封裝: CASE 418B-04, D2PAK-3
文件頁數(shù): 6/12頁
文件大?。?/td> 94K
代理商: MTB50P03HDL
MTB50P03HDL
http://onsemi.com
6
I
t, TIME
Figure 11. Reverse Recovery Time (trr)
di/dt = 300 A/
μ
s
Standard Cell Density
trr
High Cell Density
trr
tb
ta
SAFE OPERATING AREA
The Forward Biased Safe Operating Area curves define
the maximum simultaneous drain–to–source voltage and
drain current that a transistor can handle safely when it is
forward biased. Curves are based upon maximum peak
junction temperature and a case temperature (TC) of 25
°
C.
Peak repetitive pulsed power limits are determined by using
the thermal response data in conjunction with the procedures
discussed in AN569, “Transient Thermal Resistance –
General Data and Its Use.”
Switching between the off–state and the on–state may
traverse any load line provided neither rated peak current
(IDM) nor rated voltage (VDSS) is exceeded, and that the
transition time (tr, tf) does not exceed 10
μ
s. In addition the
total power averaged over a complete switching cycle must
not exceed (TJ(MAX) – TC)/(R
θ
JC).
A power MOSFET designated E–FET can be safely used
in switching circuits with unclamped inductive loads. For
reliable operation, the stored energy from circuit inductance
dissipated in the transistor while in avalanche must be less
than the rated limit and must be adjusted for operating
conditions differing from those specified. Although industry
practice is to rate in terms of energy, avalanche energy
capability is not a constant. The energy rating decreases
non–linearly with an increase of peak current in avalanche
and peak junction temperature.
Although many E–FETs can withstand the stress of
drain–to–source avalanche at currents up to rated pulsed
current (IDM), the energy rating is specified at rated
continuous current (ID), in accordance with industry
custom. The energy rating must be derated for temperature
as shown in the accompanying graph (Figure 13). Maximum
energy at currents below rated continuous ID can safely be
assumed to equal the values indicated.
VDS, DRAIN-TO-SOURCE VOLTAGE (VOLTS)
TJ, STARTING JUNCTION TEMPERATURE (
°
C)
EA
A
I
Figure 12. Maximum Rated Forward Biased
Safe Operating Area
25
150
50
100
125
75
0
1400
800
600
400
200
1000
Figure 13. Maximum Avalanche Energy versus
Starting Junction Temperature
0.1
1.0
10
100
1
10
100
1000
100
μ
s
1 ms
10 ms
RDS(on) LIMIT
THERMAL LIMIT
PACKAGE LIMIT
VGS = 20 V
SINGLE PULSE
TC = 25
°
C
ID = 50 A
1200
dc
相關(guān)PDF資料
PDF描述
MTD20N06HDLT4 Power MOSFET 20 Amps, 60 Volts, Logic Level N−Channel DPAK
MTD20N06HDLT4G Power MOSFET 20 Amps, 60 Volts, Logic Level N−Channel DPAK
MTD6N15 Power Field Effect Transistor DPAK for Surface Mount(功率場效應(yīng)晶體管)
MTD6N20E Power MOSFET 6 Amps, 200 Volts(6A, 200V功率MOSFET)
MTG-12864A MTG-12864A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MTB50P03HDLG 功能描述:MOSFET PFET 30V 50A RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導(dǎo)通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
MTB50P03HDLT4 功能描述:MOSFET 30V 50A Logic Level RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導(dǎo)通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
MTB50P03HDLT4G 功能描述:MOSFET PFET D2PAK 30V 50A 25mOhm RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導(dǎo)通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
MTB50SA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Full-Size (7.3mm or 4.7mm height)
MTB50SAM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Full-Size (7.3mm or 4.7mm height)