- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384760 > MT9072 (Mitel Networks Corporation) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9072 |
| 廠商： | Mitel Networks Corporation |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁(yè)數(shù)： | 72/269頁(yè) |
| 文件大?。?/td> | 778K |
| 代理商： | MT9072 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)當(dāng)前第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)
MT9072
Advance Information
72
8.1.5
When the HDLC transmitter is not sending packets it will wait in one of two states
Interframe Time Fill state: This is a continuous series of flags occurring between frames indicating that
the channel is active but that no data is being sent.
Idle state: An idle Channel occurs when at least 15 contiguous 1s are transmitted or received.
In both states the transmitter will exit the wait state when data is loaded into the transmitter FIFO.
Interframe Time Fill and Link Channel States
8.1.6
A go ahead is defined as the pattern "011111110" (contiguous 7Fs) and is the occurrence of a frame abort
sequence followed by a zero, outside of the boundaries of a normal packet. Being able to distinguish a proper
(in packet) frame abort sequence from one occurring outside of a packet allows a higher level of signaling
protocol which is not part of the HDLC specifications.
Go-Ahead
8.1.7
The HDLC transceiver can be reset by either the power reset input signal or by the HRST Control bit in the
HDLC Test control register (YF3). When reset, the HDLC Control Registers are cleared, resulting in the
transmitter and receiver being disabled. The Receiver and Transmitter can be enabled independent of one
another through HDLC control(YF2 bits RXEN and TXEN). The transceiver input and output are enabled when
the enable control bits in HDLC control are set. Transmit to receive loopback as well as a receive to transmit
loopback are also supported. Transmit and receive bit rates and enables can operate independently.
Functional Description
Received packets from the serial interface, are sectioned into bytes by an HDLC receiver that detects flags,
checks for go-ahead signals, removes inserted zeros, performs a cyclical redundancy check (CRC) on
incoming data, and monitors the address if required. Packet reception begins upon detection of an opening
flag. The resulting bytes are concatenated with two status bits (RQ9, RQ8 in HDLC status register Y1D) and
placed in a receiver first-in-first-out (Rx FIFO); a buffer register that generates status and interrupts for
microprocessor read control.
In conjunction with the control circuitry, the microprocessor writes data bytes into a Tx buffer register (Tx FIFO)
that generates status and interrupts. Packet transmission begins when the microprocessor writes a byte to the
Tx FIFO. Two status bits are added to the Tx FIFO for transmitter control of frame aborts (FA) and end of
packet (EOP) flags. Packets have flags appended, zeros inserted, and a CRC, also referred to as frame
checking sequence (FCS), added automatically during serial transmission. When the Tx FIFO is empty and
finished sending a packet, Interframe Time Fill bytes (continuous flags (7E hex)), or Mark Idle (continuous
ones) are transmitted to indicate that the channel is idle.
8.1.8
Following initialization and enabling, the transmitter is in the Idle Channel state (Mark Idle), continuously
sending ones. Interframe Time Fill state (Flag Idle) is selected by setting the MI bit in register YF2 high. The
Transmitter remains in either of these two states until data is written to the Tx FIFO. YF2 bits EOP (end of
packet) and FA (Frame Abort) are set as status bits before the microprocessor loads 8 bits of data into the 10
bit wide FIFO (8 bits data and 2 bits status). To change the tag bits being loaded in the FIFO, HDLC Master
Control must be written to before writing to the FIFO. However, EOP and FA are reset after writing to the TX
FIFO. The Transmit Byte Count Register(YF6) may also be used to tag an end of packet. The register is loaded
with the number of bytes in the packet and decrements after every write to the Tx FIFO. When a count of one is
reached, the next byte written to the FIFO is tagged as an end of packet. The register may be made to cycle
through the same count if the packets are of the same length by setting HDLC Master Control bit Cycle.
HDLC Transmitter
If the transmitter is in the Idle Channel state when data is written to the Tx FIFO, then an opening flag is sent
and data from Tx FIFO follows. Otherwise, data bytes are transmitted as soon as the current flag byte has been
sent. Tx FIFO data bytes are continuously transmitted until either the FIFO is empty or an EOP or FA status bit
is read by the transmitter. After the last bit of the EOP byte has been transmitted, a 16-bit FCS is sent followed
by a closing flag. When multiple packets of data are loaded into Tx FIFO, only one flag is sent between
packets. When the HDLC is connected to FDL or a transmit channel
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90820 | Large Digital Switch(大數(shù)字開關(guān)) |
| MT90823 | 3V Large Digital Switch(3V 大數(shù)字開關(guān)) |
| MT90826 | Quad Digital Switch(四數(shù)字開關(guān)) |
| MT90840 | Distributed Hyperchannel Switch(分布式超級(jí)通道開關(guān)) |
| MT90863AL1 | 3V Rate Conversion Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9072AB | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Octal T1/E1/J1 Framer |
| MT9072AV | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 256BGA - Trays |
| MT9072AV2 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 220BGA - Trays |
| MT90732 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F) |
| MT90732AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS E2/E3 Framer (E2/E3F) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。