- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359233 > MT8941BP (ZARLINK SEMICONDUCTOR INC) Advanced T1/CEPT Digital Trunk PLL PDF資料下載
參數(shù)資料
| 型號： | MT8941BP |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Advanced T1/CEPT Digital Trunk PLL |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQCC28 |
| 封裝： | PLASTIC, MS-018AB, LCC-28 |
| 文件頁數(shù)： | 22/27頁 |
| 文件大?。?/td> | 491K |
| 代理商： | MT8941BP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁
MT8941B
Data Sheet
22
Zarlink Semiconductor Inc.
Timing is over recommended temperature & power supply voltages.
Typical figures are at 25
°
C and are for design aid only: not guaranteed and not subject to production testing.
* Please review the section on "Jitter Performance and Lock-in Range".
Figure 17 - Master Clock Inputs
Timing is over recommended temperature & power supply voltages.
Typical figures are at 25
°
C and are for design aid only: not guaranteed and not subject to production testing.
AC Electrical Characteristics
- Voltages are with respect to ground (V
SS
) unless otherwise stated.
(Refer to Figure 14)
Characteristics
Sym.
Min.
Typ.
Max.
Units
Test Conditions
1
C
L
O
C
K
S
Master clocks input rise time
t
r
t
f
10
ns
2
Master clocks input fall time
10
ns
3
Master clock period
(12.352 MHz)*
t
P12
80.943
80.958
80.974
ns
For DPLL #1, while
operating to provide the
T1 clock signal.
4
Master clock period
(16.384MHz)*
t
P16
61.023
61.035
61.046
ns
For DPLL #2, while
operating to provide the
CEPT and ST-BUS timing
signals.
5
Duty Cycle of master clocks
45
50
55
%
6
Lock-in Range
DPLL #1
DPLL #2
-2.33
-1.69
+2.33
+1.69
Hz
With the Master frequency
tolerance at
±
32 ppm.
AC Electrical Characteristics
-
Voltages are with respect to ground (V
SS
) unless otherwise stated.
(Refer to Figure 18)
Characteristics
Sym.
Min.
Typ.
Max.
Units
Test Conditions
1
F0b input pulse width (LOW)
t
WFP
t
P4o
t
FS
t
FH
244
ns
2
C4b input clock period
244
ns
3
Frame pulse (F0b) setup time
50
ns
4
Frame pulse (F0b) hold time
25
ns
Master clock
inputs
2.4 V
1.5 V
0.4 V
t
r
t
f
t
P12
or t
P16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT8941BP1 | Advanced T1/CEPT Digital Trunk PLL |
| MT8941BPR | Round Conductor Flat Cable, 3849/96 30 AWG, .033 (0.85) |
| MT8941BPR1 | Advanced T1/CEPT Digital Trunk PLL |
| MT8941 | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
| MT8941AE | CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT8941BP1 | 制造商:Microsemi Corporation 功能描述:ADVANCED T1/CEPT DIG TRUNK PLL EOL160209 |
| MT8941BPR | 制造商:ZARLINK 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述: |
| MT8941BPR1 | 制造商:Microsemi Corporation 功能描述:ADVANCED T1/CEPT DIG.TRUNK PLL EOL160209 |
| MT8950 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY Data Codec |
| MT8950AC | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO-CMOS ST-BUS⑩ FAMILY Data Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。