參數(shù)資料
型號(hào)： MT8941AP
廠商： Mitel Networks Corporation
英文描述： CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL
中文描述： 意法半導(dǎo)體的CMOS總線⑩家庭高級(jí)T1/CEPT數(shù)字集群鎖相環(huán)
文件頁(yè)數(shù)： 2/27頁(yè)
文件大?。?/td> 491K
代理商： MT8941AP
MT8941B
Data Sheet
2
Zarlink Semiconductor Inc.
Figure 2 - Pin Connections
Pin Description
Pin #
Name
Description
DIP
PLCC
1
1
EN
CV
Variable clock enable (TTL compatible input)
- This input directly controls the three states
of CV (pin 22) under all modes of operation. When HIGH, enables CV and when LOW, puts
it in high impedance condition. It also controls the three states of CVb signal (pin 21) if MS1
is LOW. When ENCV is HIGH, the pin CVb is an output and when LOW, it is in high
impedance state. However, if MS1 is HIGH, CVb is always an input.
2
2
MS0
Mode select ‘0’ input (TTL compatible) -
This input in conjunction with MS1 (pin 4) selects
the major mode of operation for both DPLLs. (Refer to Tables 1 and 2.)
3
3
C12i
12.352 MHz Clock input (TTL compatible) -
Master clock input for DPLL #1.
4
6
MS1
Mode select-1 input (TTL compatible) -
This input in conjunction with MS0 (pin 2) selects
the major mode of operation for both DPLLs. (Refer to Tables 1 and 2.)
5
7
F0i
Frame pulse input (TTL compatible) -
This is the frame pulse input at 8 kHz. DPLL #1
locks to the falling edge of this input to generate T1 (1.544 MHz) clock.
6
8
F0b
Frame pulse Bidirectional (TTL compatible input and Totem-pole output) -
Depending
on the minor mode selected for DPLL #2, it provides the 8 kHz frame pulse output or acts as
an input to an external frame pulse.
7
9
MS2
Mode select-2 input (TTL compatible) -
This input in conjunction with MS3 (pin 17) selects
the minor mode of operation for DPLL #2. (Refer to Table 3.)
8
10
C16i
16.384 MHz Clock input (TTL compatible) -
Master clock input for DPLL #2.
9
11
EN
C4o
Enable 4.096 MHz clock (TTL compatible input) -
This active high input enables C4o (pin
11) output. When LOW, the output C4o is in high impedance condition.
10
12
C8Kb
Clock 8 kHz Bidirectional (TTL compatible input and Totem-pole output) -
This is the 8
kHz input signal on the falling edge of which the DPLL #2 locks during its NORMAL mode.
When DPLL #2 is in SINGLE CLOCK mode, this pin outputs an 8 kHz internal signal
provided by DPLL #1 which is also connected internally to DPLL #2.
28 PIN PLCC
24 PIN PDIP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
24
23
22
21
20
19
18
17
ENVC
MS0
C12i
MS1
F0i
F0b
MS2
C16i
ENC4o
C8Kb
C4o
VSS
VDD
RST
CV
CVb
Yo
Bi
Ai
MS3
ENC2o
C2o
C2o
C4b
4
5
6
7
8
9
10
11
25
24
23
22
21
20
19
N
NC
CVb
Yo
Bi
Ai
MS3
ENC2o
NC
MS1
F0i
F0b
MS2
C16i
ENC4o
C
3
2
1
2
2
2
1
1
1
1
1
1
1
C
M
E
V
R
C
C
C
V
C
C
N
相關(guān)PDF資料
PDF描述
MT8966 Integrated PCM Filter Codec
MT8966 Integrated PCM Filter Codec
MT8966AS Integrated PCM Filter Codec
MT8981DP1 ISO-CMOS ST-BUS
MT8981DPR ISO-CMOS ST-BUS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8941B 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital Trunk PLL
MT8941BE 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Advanced T1/CEPT Digital Trunk PLL
MT8941BP 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Advanced T1/CEPT Digital Trunk PLL
MT8941BP1 制造商:Microsemi Corporation 功能描述:ADVANCED T1/CEPT DIG TRUNK PLL EOL160209
MT8941BPR 制造商:ZARLINK 功能描述: 制造商:Zarlink Semiconductor Inc 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*