- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359233 > MT8930CE (ZARLINK SEMICONDUCTOR INC) Subscriber Network Interface Circuit PDF資料下載
參數(shù)資料
| 型號： | MT8930CE |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Subscriber Network Interface Circuit |
| 中文描述： | DATACOM, DIGITAL SLIC, PDIP28 |
| 封裝： | PLASTIC, MS-011AB, DIP-28 |
| 文件頁數(shù)： | 21/41頁 |
| 文件大小： | 2516K |
| 代理商： | MT8930CE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Data Sheet
MT8930C
21
Table 9. HDLC Interrupt Mask Register (Write Add. 00100
B
)
Table 10. HDLC Interrupt Status Register (Read Add. 00100
B
)
Note 1:
All interrupts will be reset after a read to the HDLC Interrupt Status Register.
BIT
NAME
DESCRIPTION
B7
EnDcoll
A ’1’ will enable the D-channel collision interrupt.
A ’0’ will disable it. This bit is available only in TE mode.
B6
EnEOPD
A ’1’ will enable the received End of Packet interrupt.
A ’0’ will disable it.
B5
EnTEOP
A ’1’ will enable the transmit End of Packet interrupt.
A ’0’ will disable it.
B4
EnFA
A ’1’ will enable the Frame Abort interrupt.
A ’0’ will disable it.
B3
EnTxFL
A ’1’ will enable the Transmit FIFO Low interrupt.
A ’0’ will disable it.
B2
EnTxFun
A ’1’ will enable the Transmit FIFO Underrun interrupt.
A ’0’ will disable it.
B1
EnRxFF
A ’1’ will enable the Receive FIFO Full interrupt.
A ’0’ will disable it.
B0
EnRxFov
A ’1’ will enable the Receive FIFO Overflow interrupt.
A ’0’ will disable it.
BIT
NAME
DESCRIPTION
B7
Dcoll
(1)
A ’1’ indicates that a collision has been detected on the D-channel (i.e., received E-bit
does not match with transmitted D-bit). This bit is available only in TE mode and when the
HDLC transmitter is enabled. It always reads ’0’ in NT mode.
B6
EOPD
(1)
A ’1’indicates that an end of packet has been detected on the HDLC receiver. This can be
in the form of a flag, an abort sequence or as an invalid packet.
B5
TEOP
(1)
A ’1’ indicates that the transmitter has finished sending the closing flag of the last packet in
the Tx FIFO, and the internal priority level is reduced from high to low.
B4
FA
(1)
A ’1’ indicates that the receiver has detected a frame abort sequence on the received data
stream.
B3
TxFL
(1)
A ’1’ indicates that the device has only four Bytes remaining in the Tx FIFO. This bit has
significance only when the Tx FIFO is being depleted and not when it is getting loaded.
B2
TxFun
(1)
A ’1’ indicates that the Tx FIFO is empty without being given the ’end of packet’ indication.
The HDLC will transmit an abort sequence after encountering an underrun condition.
B1
RxFF
(1)
A ’1’ indicates that the HDLC controller has accumulated at least 15 bytes in the Rx
FIFO.
B0
RxFov
(1)
A ’1’ indicates that the Rx FIFO has overflown (i.e., an attempt to write to a full Rx FIFO).
The HDLC will always disable the receiver once the receive overflow has been detected.
The receiver will be re-enabled upon detection of the next flag.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT8930CP | Subscriber Network Interface Circuit |
| MT8931C | Subscriber Network Interface Circuit |
| MT8931CE | Subscriber Network Interface Circuit |
| MT8931CP | Subscriber Network Interface Circuit |
| MT8931C-1 | CMOS ST-BUS⑩ FAMILY Subscriber Network Interface Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT8930CP | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Subscriber Network Interface Circuit |
| MT8930CPR | 制造商:Microsemi Corporation 功能描述: |
| MT8931B | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Subscriber Network Interface Circuit |
| MT8931BC | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Subscriber Network Interface Circuit |
| MT8931BE | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Subscriber Network Interface Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。