參數(shù)資料
型號(hào)： MSM7730
廠商： OKI ELECTRIC INDUSTRY CO LTD
元件分類(lèi)： 微控制器/微處理器
英文描述： 1 CHANNEL(S), 2M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： 20 X 20 MM, 0.50 PITCH, PLASTIC, LQFP-144
文件頁(yè)數(shù)： 6/20頁(yè)
文件大小： 179K
代理商： MSM7730
s MSM7730 s –––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––
12
Oki Semiconductor
Shared RAM Interface Signal Descriptions
Pin Name
Direction
Description
RA[16:0]
Output
The RAM address is provided by these pins. A maximum address size of 128K words is supported.
RD[15:0]
Bidirectional
The RAM data is provided on these pins. Word or byte operations are supported. When the shared memory is
not in use, the data bus is output to prevent a floating data bus consuming power.
RCELN
Output
When asserted, a low byte (or word) shared RAM cycle is active.
RCEHN
Output
When asserted, a high byte (or word) shared RAM cycle is active.
RWRN
Output
When asserted, a write cycle is required. When deasserted a read cycle is required. This signal remains valid
before and while RCELN and RCEHN are asserted.
EEPROM Interface Signal Descriptions
Pin Name
Direction
Description
EEDIO
Bidirectional
This is a bidirectional data signal for the EEPROM connected directly to data in (DI) of the EEPROM, and to data
out (DO) via a resistor (see EEPROM application notes and
Figure 2).
EECS
Output
This signal is connected to CS of the EEPROM to provide the chip select.
EESK
Output
This signal is connected to SK of the EEPROM to provide the clock. The clock rate is RCK divided by 64 (250
kHz with RCK at 16 MHz).
Radio Interface Signal Descriptions
Pin Name
Direction
Description
RXC1
Open-
collector/drain
Output
When asserted reception is enabled, RXC1 is always asserted during reception. This signal is programmable
to be open-collector (active low) or open-drain (active high).
TXC, TXC2
Open-
collector/drain
Output
When asserted transmission is enabled, both signals are programmable to be open-collector (active low) or
open-drain (active high). Transmit is only activated following a receive (where Clear Channel Assessment is
performed). The timing of TXC1 and TXC2 at the start of a transmit is programmable from the deassertion of
RXC1. RXC2 is typically used for TX Power Amplifier switching, and its assertion depends on the power control
mode selected in the MSM7730.
RADPWR
Open-
collector/drain
output
This pin is asserted to power up the radio circuitry (i.e.,local oscillators) for reception. The pin is programmable
to be open-collector (active low) or open-drain (active high).
ANT
Open-collector
output
This pin selects one of two antennas for transmission or reception.
SLICE
Open-
collector/drain
output
This control pin determines the response time constant of an analog data slicer when using the internal modem
with an analog data slicer circuit (options MSEL-0 or 1). This pin is programmable to be open-collector (active
low) or open-drain (active high). The pin is asserted when CCA has determined a valid IEEE 802.11 GH signal
(preamble is detected).
SYNCLK,
SYNDAT,
SYNLEN
Open collector
These signals provide the interface to the radio synthesizer to select the transmit/receive carrier. Many
synthesizers are supported by a flexible architecture. The data is output on SYNDAT ready for the rising edge
of SYNCLK. SYNLEN is asserted during the programming, and the data is latched on the rising edge of
SYNCLEN. SYNCLK is clocked at RCK divided by 2.
SYNCLK and SYNDAT also are used to program a serial DAC used for TX power control, CCA threshold and
RSSI measurement (see below). The synthesizer is programmed when the radio is idle. The RSSI and CCA
threshold DAC is used at the start of receiving a packet. The TX power DAC is programmed at the start of
transmitting packet.
The radio provides indication of being in lock with LKDET. This input is active high or low (programmable),
pulse sensitive, and latched so that both pulsed and steady out-of-lock signals are recognized. Glitches shorter
than 2 RCK periods are ignored. Transmission is prevented when the synthesizer is out-of-lock
LKDET
Input
相關(guān)PDF資料
PDF描述
MSM80C86A-10GS 16-BIT, 10 MHz, MICROPROCESSOR, PQFP56
MSM80C86A-2GS 16-BIT, 8 MHz, MICROPROCESSOR, PQFP56
MSM80C86ARS 16-BIT, 5 MHz, MICROPROCESSOR, PDIP40
MSM80C86AJS 16-BIT, 5 MHz, MICROPROCESSOR, PQCC44
MSM80C86A-2JS 16-BIT, 8 MHz, MICROPROCESSOR, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSM7731 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:Dual Echo Canceler & Noise Canceler with Dual Codec for Hands-Free
MSM7731-01 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:Multifunction PCM CODEC (Voice Signal Processor)
MSM7731-02 制造商:OKI 制造商全稱(chēng):OKI electronic componets 功能描述:Dual Echo Canceler & Noise Canceler with Dual Codec for Hands-Free
MSM7731-02GAZ020 制造商:ROHM Semiconductor 功能描述:
MSM7731-02GAZ03A 制造商:ROHM Semiconductor 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*