- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378678 > MSM548332 (OKI SEMICONDUCTOR CO., LTD.) 278,400-Word×12-Bit Field Memory(278,400字×12位場存儲器) PDF資料下載
參數(shù)資料
| 型號： | MSM548332 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 278,400-Word×12-Bit Field Memory(278,400字×12位場存儲器) |
| 中文描述： | 27.84萬詞× 12位場存儲器（278400字× 12位場存儲器） |
| 文件頁數(shù)： | 5/23頁 |
| 文件大小： | 245K |
| 代理商： | MSM548332 |
Semiconductor
MSM548332
5/23
PIN FUNCTION
READ RELATED
RCLK : Read Clock
RCLK is the read control clock input. Synchronized with RCLK's rising edge, serial read access from
read ports is executed when both RE and OE are high.
The internal counter for the serial read address is incremented automatically on the rising edge of
RCLK. In a read address set cycle, all the read address bits which were input from RXAD pin are
stored into internal address registers synchronized with RCLK. In this address set cycle, RADE/RX
must be held high and RR must be held low.
In the read address reset cycle, various read address reset modes can be set synchronously with
RCLK. These reset cycles work to replace complicated serial address control which requires many
RCLK clocks with a simple reset cycle control requiring only a single RCLK cycle. It greatly facilitates
memory access.
RE : Read Enable
RE is a read enable clock input. RE enables or disables both internal read address pointers and data-
out buffers. When RE is high, the internal read address pointer is incremented synchronously with
RCLK. When RE is low, even if the RCLK is input, the internal read address pointer is not
incremented.
OE : Output Enable
OE is an output enable clock input. OE enables or disables data-outs. OE high level enables the
outputs. The internal read address pointer is always incremented by cycling RCLK regardless of OE
level.
DO0-11 : Data-Outs
DO0-11 are serial data-outs. Data is output synchronously with RCLK when OE is high. The output
enable/disable operation through OE input is performed synchronously with OE and asynchronously
with RCLK.
RR : Read Reset
RR is a read reset control input. Read address reset modes are defined when RR level is high
according to the "FUNCTION TABLE for read".
RXINC : Read X Address Increment
RXINC is a read X address (or line address) increment control input. In the read address reset cycle,
defined by RR high, the X address (or line address) is incremented by 1 when RXINC is pulled high
with RADE/RX low.
RADE/RX : Read Address Enable/Read X Address Reset Logic Function
RADE/RX is a dual function control input. RADE, one of the two functions of RADE/RX, is a read
address enable input. In the read address set cycle, defined by RR high, X address (or line address)
input from the RXAD pin are latched into internal read X address register synchronously with RCLK.
RX, the second function of RADE/RX, works as an element to set read X address (or line address)
reset mode. In an address reset mode cycle, defined by RR high, read X address is reset to 0 when
RADE/RX is pulled high with RXINC low.
RXAD : Read X Address
RXAD is a read X address (or line address) input. RXAD specifies the line address. 9 bits of read X
address data are input serially from RXAD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM54V32126A | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM54V32126A-45GS-K | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM54V32126A-45TS-K | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM54V32126A-50GS-K | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
| MSM54V32126A-50TS-K | 131,072-Word X 32-Bit DYNAMIC RAM : FAST PAGE MODE TYPE WITH EDO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM54V12222A-30TS-K | 制造商:OKI Semiconductor 功能描述:FIELD/FRAME/LINE MEMORY, 44 Pin, Plastic, TSOP |
| MSM54V12222B-25JDR17 | 制造商:ROHM Semiconductor 功能描述: |
| MSM54V12222B-25JSDR1 | 制造商:ROHM Semiconductor 功能描述: |
| MSM54V12222B-25T3-K7 | 制造商:ROHM Semiconductor 功能描述: |
| MSM54V12222B-25T3R17 | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。