- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378013 > MSM548263 (OKI SEMICONDUCTOR CO., LTD.) 262,144-Word ×8-Bit Multiport DRAM(256k字×8位多端口動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | MSM548263 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 262,144-Word ×8-Bit Multiport DRAM(256k字×8位多端口動態(tài)RAM) |
| 中文描述： | 262,144字× 8位多端口內(nèi)存（256k字× 8位多端口動態(tài)RAM）的 |
| 文件頁數(shù)： | 36/40頁 |
| 文件大?。?/td> | 390K |
| 代理商： | MSM548263 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁
Semiconductor
MSM548263
36/40
Split Data Transfer and QSF
The MSM548263 features a bidirectional split data transfer capability between the RAM and
SAM. During split data transfer operation, the serial register is split into two halves which can
be controlled independently. Split read or split write transfer operation can be performed to or
from one half of the serial register, while serial data can be shifted into or out of the other half of
the serial register. The most significant column address location (A8C) is controlled internally to
determines which half of the serial register will be reloaded from the RAM. QSF is an output
which indicates which half of the serial register is in an active state. QSF changes state when the
last SC clock is applied to active split SAM.
Split Read Transfer:
RAS
falling edge ---
CAS
=
WE
= DSF = "H",
TRG
= "L"
The MSM548263 supports two types of split register operation.
#1 Normal split register operation
#2 Boundary split register operation using programmable SAM stops described later.
Normal split read transfer consists of loading 256 words by 8 bits of data from a selected row of
the split RAM into the corresponding non-active split SAM register. Serial data can be shifted out
from the other half of the split SAM register simultaneously. During split read transfer operation,
the RAM port input clocks do not have to be synchronized with the serial clock SC, thus
eliminating timing restrictions as in the case of real time read transfers. A split read transfer can
be performed after a delay of t
STS
from the change of state of the QSF output is satisfied.
Conventional (non-split) read transfer operation must precede split read transfer cycles.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM548512L-XXGS-K | 524,288-Word X 8-Bit High-Speed PSRAM |
| MSM548512L | 524,288-Word X 8-Bit High-Speed PSRAM |
| MSM548512L-10GS-K | 524,288-Word X 8-Bit High-Speed PSRAM |
| MSM548512L-10RS | 524,288-Word X 8-Bit High-Speed PSRAM |
| MSM548512L-12GS-K | 524,288-Word X 8-Bit High-Speed PSRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM548263-60JS | 制造商:ROHM Semiconductor 功能描述: |
| MSM548263-60TS-K | 制造商:OK International 功能描述: |
| MSM54V12222A-30TS-K | 制造商:OKI Semiconductor 功能描述:FIELD/FRAME/LINE MEMORY, 44 Pin, Plastic, TSOP |
| MSM54V12222B-25JDR17 | 制造商:ROHM Semiconductor 功能描述: |
| MSM54V12222B-25JSDR1 | 制造商:ROHM Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。