- 您現(xiàn)在的位置：買賣IC網 > PDF目錄25633 > MR80C52EXXX-25/883 (ATMEL CORP) 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44 PDF資料下載
參數(shù)資料
| 型號： | MR80C52EXXX-25/883 |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44 |
| 封裝： | LCC-44 |
| 文件頁數(shù)： | 28/46頁 |
| 文件大?。?/td> | 4720K |
| 代理商： | MR80C52EXXX-25/883 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
33
ATtiny20 [DATASHEET]
8235E–AVR–03/2013
8.4.2
Code Examples
The following code example shows how to turn off the WDT. The example assumes that interrupts are controlled (e.g., by
disabling interrupts globally) so that no interrupts will occur during execution of these functions.
Note:
8.5
Register Description
8.5.1
WDTCSR – Watchdog Timer Control and Status Register
Bit 7 – WDIF: Watchdog Timer Interrupt Flag
This bit is set when a time-out occurs in the Watchdog Timer and the Watchdog Timer is configured for interrupt. WDIF is
cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, WDIF is cleared by
writing a logic one to the flag. When the WDIE is set, the Watchdog Time-out Interrupt is requested.
Bit 6 – WDIE: Watchdog Timer Interrupt Enable
When this bit is written to one, the Watchdog interrupt request is enabled. If WDE is cleared in combination with this
setting, the Watchdog Timer is in Interrupt Mode, and the corresponding interrupt is requested if time-out in the
Watchdog Timer occurs.
If WDE is set, the Watchdog Timer is in Interrupt and System Reset Mode. The first time-out in the Watchdog Timer will
set WDIF. Executing the corresponding interrupt vector will clear WDIE and WDIF automatically by hardware (the
Watchdog goes to System Reset Mode). This is useful for keeping the Watchdog Timer security while using the interrupt.
To stay in Interrupt and System Reset Mode, WDIE must be set after each interrupt. This should however not be done
within the interrupt service routine itself, as this might compromise the safety-function of the Watchdog System Reset
mode. If the interrupt is not executed before the next time-out, a System Reset will be applied.
Assembly Code Example
WDT_off:
wdr
; Clear WDRF in RSTFLR
in
r16, RSTFLR
andi
r16, ~(1<<WDRF)
out
RSTFLR, r16
; Write signature for change enable of protected I/O register
ldi
r16, 0xD8
out
CCP, r16
; Within four instruction cycles, turn off WDT
ldi
r16, (0<<WDE)
out
WDTCSR, r16
ret
Bit
76543210
WDIF
WDIE
WDP3
–
WDE
WDP2
WDP1
WDP0
WDTCSR
Read/Write
R/W
R
R/W
Initial Value
0000
X
0
00
相關PDF資料 |
PDF描述 |
|---|---|
| MQ83C154XXX-12/883R | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQFP44 |
| MC80C52CXXX-16P883 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MC80C32-12SBD | 8-BIT, 12 MHz, MICROCONTROLLER, CDIP40 |
| MR83C154DCXXX-25P883 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44 |
| MC80C52EXXX-30SHXXX:D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MR80C86 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MR80C86/B | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:Microprocessor, 16 Bit, 44 Pin, Ceramic, LCC |
| MR80C86-2 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MR80C86-2/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MR80C86-2/B | 制造商:Intersil Corporation 功能描述:MPU 80C86 16BIT CMOS 8MHZ 44PLCC - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。