參數(shù)資料
型號: MR80C32-20/883:D
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, 20 MHz, MICROCONTROLLER, CQCC44
封裝: LCC-44
文件頁數(shù): 8/103頁
文件大小: 25028K
105
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
Note:
1. A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Com-
pare Match is ignored, but the set or clear is done at TOP. See ”Phase Correct PWM mode” on
page 101 for more details.
Bits 5:4 – COM0B1:0: Compare Match Output B mode
These bits control the Output Compare pin (OC0B) behavior. If one or both of the COM0B1:0
bits are set, the OC0B output overrides the normal port functionality of the I/O pin it is connected
to. However, note that the Data Direction Register (DDR) bit corresponding to the OC0B pin
must be set in order to enable the output driver.
When OC0B is connected to the pin, the function of the COM0B1:0 bits depends on the
WGM02:0 bit setting. Table 15-2 on page 104 shows the COM0A1:0 bit functionality when the
WGM02:0 bits are set to a normal or CTC mode (non-PWM).
Table 15-6 shows the COM0B1:0 bit functionality when the WGM02:0 bits are set to fast PWM
mode.
Note:
1. A special case occurs when OCR0B equals TOP and COM0B1 is set. In this case, the Com-
pare Match is ignored, but the set or clear is done atBOTTOM. See ”Fast PWM mode” on page
99 for more details.
Table 15-4.
Compare Output mode, Phase Correct PWM mode
COM0A1
COM0A0
Description
0
Normal port operation, OC0A disconnected.
01
WGM02 = 0: Normal Port Operation, OC0A Disconnected.
WGM02 = 1: Toggle OC0A on Compare Match.
10
Clear OC0A on Compare Match when up-counting. Set OC0A on
Compare Match when down-counting.
11
Set OC0A on Compare Match when up-counting. Clear OC0A on
Compare Match when down-counting.
Table 15-5.
Compare Output mode, non-PWM mode.
COM0B1
COM0B0
Description
0
Normal port operation, OC0B disconnected.
0
1
Toggle OC0B on Compare Match
1
0
Clear OC0B on Compare Match
1
Set OC0B on Compare Match
Table 15-6.
Compare Output mode, Fast PWM mode (1).
COM0B1
COM0B0
Description
0
Normal port operation, OC0B disconnected.
01
Reserved
10
Clear OC0B on Compare Match, set OC0B at BOTTOM,
(non-inverting mode).
11
Set OC0B on Compare Match, clear OC0B at BOTTOM,
(inverting mode).
相關(guān)PDF資料
PDF描述
MR80C32-36:RD 8-BIT, 36 MHz, MICROCONTROLLER, CQCC44
MQ80C32E-30/883:RD 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44
MC80C32E-36/883 8-BIT, 36 MHz, MICROCONTROLLER, CDIP40
MC80C52TXXX-36/883:D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CDIP40
MD80C52TXXX-30SHXXX:D 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MR80C32-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MR80C32-30 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MR80C32-36 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
MR80C51BH 制造商:ROCHESTER 制造商全稱:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space
MR80C86 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor