- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄25635 > MQ80C32E-30/883 (TEMIC SEMICONDUCTORS) 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MQ80C32E-30/883 |
| 廠商： | TEMIC SEMICONDUCTORS |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44 |
| 文件頁(yè)數(shù)： | 129/198頁(yè) |
| 文件大?。?/td> | 4822K |
| 代理商： | MQ80C32E-30/883 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)當(dāng)前第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)
36
8111C–MCU Wireless–09/09
AT86RF231
Entering the TRX_OFF state from P_ON, SLEEP, or RESET state is indicated by interrupt
IRQ_4 (AWAKE_END).
7.1.2.4
PLL_ON - PLL State
Entering the PLL_ON state from TRX_OFF state enables the analog voltage regulator (AVREG)
first. After the voltage regulator has been settled, the PLL frequency synthesizer is enabled.
When the PLL has been settled at the receive frequency to a channel defined by register bits
CHANNEL (register 0x08, PHY_CC_CCA), a successful PLL lock is indicated by issuing an
interrupt IRQ_0 (PLL_LOCK).
If an RX_ON command is issued in PLL_ON state, the receiver is immediately enabled. If the
PLL has not been settled before the state change nevertheless takes place. Even if the register
bits TRX_STATUS (register 0x01, TRX_STATUS) indicates RX_ON, actual frame reception can
only start once the PLL has locked.
The PLL_ON state corresponds to the TX_ON state in IEEE 802.15.4.
7.1.2.5
RX_ON and BUSY_RX - RX Listen and Receive State
In RX_ON state the receiver blocks and the PLL frequency synthesizer are enabled.
The AT86RF231 receive mode is internally separated into RX_ON state and BUSY_RX state.
There is no difference between these states with respect to the analog radio transceiver cir-
cuitry, which are always turned on. In both states the receiver and the PLL frequency
synthesizer are enabled.
During RX_ON state the receiver listens for incoming frames. After detecting a valid synchroni-
zation header (SHR), the AT86RF231 automatically enters the BUSY_RX state. The reception
of a valid PHY header (PHR) generates an IRQ_2 (RX_START) and receives and demodulates
the PSDU data.
During PSDU reception the frame data are stored continuously in the Frame Buffer until the last
byte was received. The completion of the frame reception is indicated by an interrupt IRQ_3
(TRX_END) and the radio transceiver reenters the state RX_ON. At the same time the register
bit RX_CRC_VALID (register 0x06, PHY_RSSI) is updated with the result of the FCS check (see
Received frames are passed to the frame filtering unit, refer to Section 7.2.3.5 “Frame Filtering”
on page 61. If the content of the MAC addressing fields (refer to IEEE 802.15.4-2006,
Section 7.2.1) of a frame matches to the expected addresses, which is further dependent on the
addressing mode, an address match interrupt IRQ_5 (AMI) is issued, refer to Section 6.6 “Inter-
rupt Logic” on page 29. The expected address values are to be stored in registers 0x20 - 0x2B
(Short address, PAN-ID and IEEE address). Frame filtering is available in Basic and Extended
Operating Mode, refer to Section 7.2.3.5 “Frame Filtering” on page 61.
Leaving state RX_ON is only possible by writing a state change command to register bits
TRX_CMD in register 0x02 (TRX_STATE).
7.1.2.6
RX_ON_NOCLK - RX Listen State without CLKM
If the radio transceiver is listening for an incoming frame and the microcontroller is not running
an application, the microcontroller may be powered down to decrease the total system power
consumption. This specific power-down scenario for systems running in clock synchronous
mode (see Section 6. “Microcontroller Interface” on page 16), is supported by the AT86RF231
using the state RX_ON_NOCLK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MR80C52CXXX-16/883R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MR80C52TXXX-16SB | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MD83C154TXXX-L16P883D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MD83C154XXX-L16P883D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| MQ80C32E-16SB | 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MQ82370-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MQ8238020 | 制造商:Intel 功能描述:CONTROLLER: OTHER |
| MQ82380-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MQ82380-20/R | 制造商:Rochester Electronics LLC 功能描述: |
| MQ82592 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。