- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45352 > MPC740ARX233LX (MOTOROLA INC) 32-BIT, 233 MHz, RISC PROCESSOR, CBGA255 PDF資料下載
參數(shù)資料
| 型號： | MPC740ARX233LX |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 233 MHz, RISC PROCESSOR, CBGA255 |
| 封裝： | 21 X 21 MM, 3 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-255 |
| 文件頁數(shù)： | 26/44頁 |
| 文件大?。?/td> | 280K |
| 代理商： | MPC740ARX233LX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
32
MPC750A RISC Microprocessor Hardware Specications
System Design Information
1.8.1 PLL Conguration
The MPC750’s PLL is congured by the PLL_CFG[0–3] signals. For a given SYSCLK (bus) frequency,
the PLL conguration signals set the internal CPU and VCO frequency of operation. The PLL
conguration for the MPC750 is shown in Table 17 for nominal frequencies.
Table 17. MPC750 Microprocessor PLL Configuration
PLL_CFG
[0–3]
Sample Bus-to-Core Frequency in MHz (VCO Frequency in MHz)
Bus-to-
Core
Multiplier
Core-to
VCO
Multiplier
Bus
25 MHz
Bus
33.3
MHz
Bus
40 MHz
Bus
50 MHz
Bus
66.6
MHz
Bus
75 MHz
Bus
83.3
MHz
1000
3x
2x
150 (300) 200
(400)
225 (450) 250
(500)
1110
3.5x
2x
175 (350) 233
(466)
262 (525)
1010
4x
2x
160 (320) 200 (400) 266
(533)
0111
4.5x
2x
150
(300)
180 (360) 225 (450)
1011
5x
2x
166
(333)
200 (400) 250 (500)
1001
5.5x
2x
183
(366)
220 (440)
1101
6x
2x
150 (300) 200
(400)
240 (480)
0101
6.5x
2x
162 (325) 216
(433)
260 (520)
0010
7x
2x
175 (350) 233
(466)
0001
7.5x
2x
187
(375)
250
(500)
1100
8x
2x
200
(400)
266
(533)
0011
PLL off/bypass
PLL off, SYSCLK clocks core circuitry directly, 1x bus-to-core implied
1111
PLL off
PLL off, no core clocking occurs
Notes:
1. PLL_CFG[0–3] settings not listed are reserved.
2. The sample bus-to-core frequencies shown are for reference only. Some PLL configurations may select bus, core, or VCO
frequencies which are not useful, not supported, or not tested for by the MPC750; see Section 1.4.2.1, “Clock AC
Specifications,” for valid SYSCLK and VCO frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is
set for 1:1 mode operation. This mode is intended for factory use only.
Note: The AC timing specifications given in this document do not apply in PLL-bypass mode.
4. In clock-off mode, no clocking occurs inside the MPC750 regardless of the SYSCLK input.
相關PDF資料 |
PDF描述 |
|---|---|
| MPC740ARX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| MPC750ARX200TX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA360 |
| MPC740ARX266LX | 32-BIT, 266 MHz, RISC PROCESSOR, CBGA255 |
| MPC740ARX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
| MPC750ARX266LX | 32-BIT, 266 MHz, RISC PROCESSOR, CBGA360 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPC7410 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum |
| MPC7410_1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7410_10 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications Addendum |
| MPC74-103J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors |
| MPC74-103K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Metal Plate Cement Resistors |
發(fā)布緊急采購，3分鐘左右您將得到回復。