- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45337 > MPC5534MVF66 (FREESCALE SEMICONDUCTOR INC) MICROCONTROLLER, PBGA208 PDF資料下載
參數(shù)資料
| 型號： | MPC5534MVF66 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | MICROCONTROLLER, PBGA208 |
| 封裝： | 17 X 17 MM, 1 MM PITCH, PLASTIC, MO-151AAF-1, MAPBGA-208 |
| 文件頁數(shù)： | 52/60頁 |
| 文件大?。?/td> | 1055K |
| 代理商： | MPC5534MVF66 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
MPC5534 Microcontroller Data Sheet, Rev. 5
Revision History for the MPC5534 Data Sheet
Freescale Semiconductor
56
Table 12, FMPLL Electrical Characteristics:
Spec 1, footnote 1 in column 2: ‘PLL reference frequency range’: Added that reads ‘Nominal crystal and external
reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within
± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time.
The designer must thoroughly understand the drift margin of the source clock.‘
Spec 1, footnote 2 in column 1: Changed to: ‘The 8–20 MHz crystal or external reference values have PLLCFG[2]
pulled low’ and applies to spec 1, column 2, crystal reference and external reference.
Spec 21, column 2: Changed fref_crystal to fref in ICO frequency equation, and
added the same equation but substituted fref_ext for fref for the external reference clock, giving:
fico = [ fref_crystal (MFD + 4) ] (PREDIV + 1)
fico = [ fref_ext (MFD + 4) ] (PREDIV + 1)
Spec 21: Changed column 5 from ‘fSYS’ MHz’ to: ‘fMAX’.
Spec 22: Changed column 4, Max Value from fMAX to 20, and added footnote 17 to read, ‘Maximum value for
dual controller (1:1) mode is (fMAX 2) and the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).’
Table 13, eQADC Conversion Specifications: Changed ‘(Operating)’ to ‘(TA = TL – TH)’ to the table title.
Table 14, Flash Program and Erase Specifications:
Added (TA = TL – TH) to the table title.
Spec 8, 128 KB block pre-program and erase time, Max column value from 15,000 to 7,500.
Moved footnote 1 from the table title to directly after the ‘Typical’ in the column 5 header.
Footnote 2: Changed from: ‘Initial factory condition:
100program/erase cycles, 25 oC, typical supply voltage,
80 MHz minimum system frequency.‘ To: ‘Initial factory condition:
100program/erase cycles, 25 oC, using a
typical supply voltage measured at a minimum system frequency of 80 MHz.’
Table 15, Flash EEPROM Module Life:
Replaced (Full Temperature Range) with (TA = TL – TH) in the table title.
Spec 1b, Min. column value changed from 10,000 to 1,000.
Table 16, FLash BIU Settings vs. Frequency of Operations:
‘Added footnote 1 to the end of the table title, The footnote reads: ‘Illegal combinations exist. Use entries from
the same row in this table.’
Moved footnote 2:’ For maximum flash performance, set to 0b11’ to the ‘DPFEN’ column header.
Deleted the x-refs in the ‘DPFEN’ column for the rows.
Created a x-ref for footnote 2 and inserted in the ‘IPFEN’ column header.
Deleted the x-refs in the ‘IPFEN’ column for the rows.
Added to the PFLIM binary values a leading 0 so that 0bxx became 0b0xx.
Moved footnote 3:’ For maximum flash performance, set to 0b110’ to the ‘PFLIM’ column header.
Deleted the x-refs in the ‘PFLIM’ column for the rows.
Moved footnote 4:’ For maximum flash performance, set to 0b1’ to the ‘BFEN’ column header.
Deleted the x-refs in the ‘BFEN’ column for the rows.
Added footnotes 4, 6, 7, and 8:
-- footnote 4
27 MHz parts allow for 25 MHz system clock + 2% frequency modulation (FM).
-- footnote 5
52 MHz parts allow for 50 MHz system clock + 2% FM.
-- footnote 6
77 MHz parts allow for 75 MHz system clock + 2% FM.
-- footnote 7
82 MHz parts allow for 80 MHz system clock + 2% FM.
Table 30. Table and Figure Changes Between Rev. 3.0 and 4.0 (continued)
Location
Description of Changes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC5534MZQ40 | MICROCONTROLLER, PBGA324 |
| MPC5534MZQ66 | MICROCONTROLLER, PBGA324 |
| MPC5534MZQ80 | FLASH, 80 MHz, MICROCONTROLLER, PBGA324 |
| MPC5534MVF40 | MICROCONTROLLER, PBGA208 |
| MPC5553MVR132 | 32-BIT, FLASH, 132 MHz, MICROCONTROLLER, PBGA416 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC5534MVF66R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5534MVF80 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5534MVF80R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5534MVM40 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5534MVM40R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。